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In t roduct ion  
This  Second In te r im Report c ~ v e r s  work performed s i n c e  the  submission 
of t h e  f i r s t  Inter im Report on Contract NAS2-3637. A summary of t h i s  work 
fol lows.  The d e t a i l e d  s t u d i e s  appear i n  a s e r i e s  o f  appendices. 
Summary 
The f irst  Inter im Report summarized t h e  r e s u l t s  o f  s imula t ions  of 
OED schemes, by Codex, and of sequent ia l  decoding, by Ames. Because t h e  
sequen t i a l  decoding scheme was 2-3  db s u p e r i o r  t o  t h e  b e s t  OED and 4-5 
db s u p e r i o r  t o  the  present  system, Ames determined t h a t  a l l  f u r t h e r  e f -  
f o r t  should be concentrated on sequent ia l  decoding. For systems reasons,  
a convolut ional  code o f  r a t e  1 / 2  and c o n s t r a i n t  length 25 was chosen. 
We have ~ e w r i t t e n  our  7094 machine language sequen t i a l  decoding simu- 
l a t o r  i n  more i n t e l l i g i b l e  (macro) form, and i n  two ve r s ions ,  using t h e  
Gal lager  and t h e  Fano algori thms.  
e r r o r  de t ec t ion  has been added, and a program t o  implement t h e  e r r o r  de- 
t e c t i o n  scheme proposed i n  Appendix C has been w r i t t e n .  
has  been and i s  cont inuing t o  be used a t  Ames t o  p in  down d e t a i l s  of t h e  
decoding algori thm. 
The c a p a b i l i t y  o f  r eve r se  decoding f o r  
This program 
Ames f irst  used t h i s  program t o  choose t h e  b e s t  code of  c o n s t r a i n t  
l ength  25; t h e  r e s u l t  was t h e  length 24 code of  Appendix D o f  t h e  f irst  
In t e r im  Report ,  wi th  an add i t iona l  t a p  i n  t h e  25th pos i t i on .  
f o r  t h i s  code, with t h e  add i t iona l  t iming,  modulating, and o t h e r  func- 
t i o n s  descr ibed i n  t h e  above-referenced appendix, has been cons t ruc ted  
i n  breadboard form, checked out against  a DTU s imula tor  furn ished  by Ames, 
and de l ive red  t o  Ames. This breadboard conta ins  92 i n t e g r a t e d  c i r c u i t s  
of  Texas Instruments '  S e r i e s  51, and a small power supply.  Worst case 
power consumption is  206 mw. 
t i o n  package has been shipped separa te ly  with t h e  breadboard and is  
t h e r e f o r e  no t  included i n  t h i s  repor t .  
An encoder 
A t  Ames' reques t  t h e  breadboard documenta- 
Decoding may be accomplished by t h e  SDS 910-920 computers p re sen t ly  
a t  each of t h e  antenna s i tes ,  by new small th i rd -gene ra t ion  general-purpose 
computers, by special-purpose d i g i t a l  devices ,  o r  by a combination of t h e  
above. We have been act ive i n  a l l  t hese  approaches. 
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The SDS 910-920 program reported previous ly  has been in t e r f aced  by 
Ames i n t o  a complete decoding system, which has been used f o r  r ea l - t ime  
and r e a l - d a t a  s imuia t ions  and demonstrations.  
complete documentation on the  core  sequent ia l  decoding program, i n  Ap- 
pendix A .  
p e r i p h e r a l  problems o f  input-output  and t iming,  synchronizat ion,  and de- 
t e c t i o n  o f  decoder e r r o r s .  
We provide i n  t h i s  r epor t  
In  Appendix B we p resen t  p o s s i b l e  s o l u t i o n s  t o  t h e  important 
Appendix C eva lua te s  some o f  the small general-purpose computers 
which appear t o  be  l i k e l y  candidates  f o r  t h e  sequen t i a l  decoding a p p l i -  
c a t i o n .  We f i n d  t h a t  a machine i n  t h e  1-microsecond, $30,000 c l a s s  i s  
capable  of  performing a s i n g l e  decoder computation i n  about 30 micro- 
seconds,  as compared t o  about 200 us  f o r  t h e  SDS 910-920; t hese  f i g u r e s  
ignore  a l l  overhead and spec ia l  f ea tu re s  of  t h e  Pioneer app l i ca t ion .  
F ina l ly ,  i n  A ~ P P I I ~ ~ X  D ,  we present  t h e  r e s u l t s  of  a d e t a i l e d  s tudy 
on t h e  c a p a b i l i t i e s  and cos t  of a special-purpose machine f o r  t h i s  ap- 
p l i c a t i o n .  
about 1 microsecond with r e a d i l y  ava i l ab le  components, p r i n c i p a l l y  i n -  
t e g r a t e d  c i r c u i t s  and a small core  memory, a t  a t o t a l  hardware ma te r i a l s  
c o s t  under $10,000. Speeds down t o  100 nanoseconds appear poss ib l e .  
We f i n d  t h a t  one can achieve decoder computation times of 
Future  Work 
This  completes Codex' work under t h i s  con t r ac t  on t h e  development 
of  a coding system f o r  Pioneer missions of  t h e  near  f u t u r e .  
a f a s c i n a t i n g ,  e x c i t i n g ,  and s a t i s f y i n g  bus iness ,  and while  we a r e  e l a t e d  
t o  s e e  it advancing so r ap id ly  toward a c t u a l  use ,  we a r e  a b i t  r e g r e t f u l  
t h a t  our  p a r t  of it is  over .  The remainder o f  our  work under t h i s  con- 
t r a c t  w i l l  be devoted t o  t h e  study of  concatenat ion wi th  sequen t i a l  de- 
coding, i n  t h e  hope t h a t  f o r  t h e  advanced missions of  t h e  f u t u r e  we can 
approach even more c lose ly  t h e  u l t imate  l imits of e f f i c i e n c y  on communi- 
c a t i o n  from deep space.  
I t  has been 
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SEQUENTIAL DECODING PROGRAM FOR THE SDS 910-920 
In t h e  previous In te r im Report, Appendix C y  we repor ted  t h e  w r i t i n g  
o f  two sequen t i a l  decoding programs f o r  t h e  SDS 910 o r  920, a "fast" 
program and a "short1t  program. 
mented, with a l l  needed i n t e r f a c i n g ,  by L. Hofman of Ames and i s  intended 
f o r  a c t u a l  use i n  t h e  Pioneer program. We t h e r e f o r e  provide he re  a de- 
t a i l e d  d e s c r i p t i o n  o f  t h i s  program, inc luding  a conceptual d e s c r i p t i o n ,  
flow c h a r t s ,  and a commented l i s t i n g .  





















Conceptual Descr ip t ion  o f  t h e  Program 
Sequent ia l  decoding i s  a programmed t r e e  search .  In  Figure 1 we il- 
Each branch is  l u s t r a t e  a small p a r t  of t he  t r e e  fo r  3 r a t e  1!2 code. 
cha rac t e r i zed  by a s i n g l e  information b i t ,  o r  by two t r ansmi t t ed  b i t s ,  
t h e  f irst  being t h e  information b i t ,  and the  second a p a r i t y  b i t  P which 
i s  t h e  mod 2 sum of  t h e  information b i t  with a subse t  of  t he  previous 24 
b i t s  i n  t h e  t r e e .  
The b a s i c  u n i t  o f  t h e  algorithm i s  a move, o r  t r i a l ;  i n  one move t h e  
decoder looks a t  t h e  information pe r t inen t  t o  one information b i t ,  c a l l e d  
t h e  cu r ren t  b i t ,  decides  whether t o  make a t e n t a t i v e  dec i s ion  on t h e  cur-  
r e n t  b i t  and proceed t o  the  next  b i t  o r  t o  r e t r e a t  t o  t h e  previous b i t ,  
and updates t h e  bookkeeping d a t a  which r e f l e c t  i t s  dec i s ion .  We see  t h a t  
i n  general  t h e  dec i s ion  i s  t r iva lued :  back, forward on 0 ,  o r  forward on 
i .  nowever,  hen ce r t a i c  b i t s  a r e  known, o r  bea r  a known r e l a t i o n s h i p  
t o  prev ious  b i t s ,  as with word p a r i t y  checks, only one of  t h e  two forward 
moves may be pe rmis s ib l e .  
The b a s i s  f o r  t h e s e  dec is ions  i s  t h e  decoding met r ic .  The met r ic  
f o r  any p a r t i c u l a r  branch i s  a funct ion o f  t h e  two t r ansmi t t ed  b i t s  des- 
c r i b i n g  t h a t  branch and t h e  s i x  b i t s  desc r ib ing  what was rece ived  a t  t h a t  
t ime. 
s i b l e  combinations have been precomputed and s t o r e d  i n  four  64-word t a -  
b l e s .  
(which involves  no l o s s  i n  p r e c i s i o n ) .  
We assume t h a t  t h e  a c t u a l  values o f  t h e  met r ic  f o r  t h e s e  256 pos- 
We f i n d  it convenient t o  requi re  t h a t  a l l  met r ics  be even i n t e g e r s  
As t h e  decoder searches  through t h e  t r e e ,  it keeps t r a c k  o f  a quan- 
t i t y  which we c a l l  t h e  ad jus t ed  metr ic ,  which may be thought o f  as t h e  
sum of  a l l  branch metrics up t o  the cu r ren t  branch, minus some i n t e g e r  
t imes a cons t an t ,  t h e  th re sho ld  spacing DELTA, which must be an even i n -  
t e g e r  but  i s  otherwise an a r b i t r a r y  parameter of  t h e  algori thm. The de- 
c i s i o n  and adjustment o f  t h e  metr ic  then follow t h e  fol lowing r u l e s ,  
which are modi f ica t ions  of  those  due t o  Gal lager .  
t h e  me t r i c  of t h e  branch with a 0 information b i t ,  M t h e  one informa- 
t i o n  b i t ,  and METR C t h  acc mulated ad 'u  
move. [ X I  is  the  as t  p o s i t i e e  integer'of t h e  form X-i*DELTA. A p rev i -  
ous move of back (0)  i n d i c a t e s  that  t h e  previous move was back t o  a branch 
s p e c i f i e d  by an information b i t  of 0 ,  and so  f o r t h .  
In  t h i s  t a b l e  Mo i s  
l '  










Previous Current I Next 
B i t  B i t  B i t  







































back (0)  
back (1) 





METRI C+Mo 7 0,  
METRIC+Mo< 0,  
METRIC+M17 0, 
METRI C+Mo< 0 , 
METRIC+M1 7 0 ,  






METRIC-% 7 DELTA, 
METRIC-Mo7 0 ,  
METRIC-M170 
METRIC < DELTA 
METRIC 7 DELTA 
METRIC < DELTA 
METRIC 7 DELTA 
METRIC-M 0 -  +M,> 
METRIC-Mo+Ml> 1 
ME TR I C - Mo + M 1< 
Decis ion  Metric Adjustment 
forward on 0 
forward on 0 
forward on 1 
forward on 1 
back 
forward on 0 
forward on 1 
forward on 1 
forward on 1 
back 
back 










METRIC= METRIC- M1 
c- 1) 
The i n i t i a l  va lue  f o r  METRIC is se t  a t  1; with M and M always even, 
METRIC w i l l  always be odd, and t h u s  comparisons with 0 and DELTA never 
r e s u l t  i n  e u a l i t y  y examination of  t h e  r u l e s  we see  t h a t  METRIC i s  
a l s o  always o h t i v e .  If  t h e  algori thm ever  a t tempts  t o  move back from 
t h e  f irst  b i t  i n  t h e  t r e e ,  we force  a BF move; i f  it ever  moves forward 
beyond t h e  l a s t  b i t  i n  t h e  t ree ,  decoding i s  complete. 
0 1 
\e a+*ik\ 
A l l  t h a t  remains t o  s p e c i f y  t h e  bas i c  a lgori thm is  t o  give  a method 
o f  t e l l i n g  t h e  algori thm where i t  is i n  t h e  t r e e .  
decoder must know t h e  p a r i t y  b i t  corresponding t o  a 0 information b i t  
( t h a t  corresponding t o  1 w i l l  be  t h e  complement); on a backward move, i t  
must know t h e  information and p a r i t y  b i t s  which desc r ibe  t h e  previous 
branch.  
which t e l l s  what t h e  next cons t r a in t  l ength  of p a r i t y  b i t s  w i l l  be i f  
a l l  information b i t s  a r e  zeroes .  We f i n d  i t  convenient t o  l e t  t h e  l e f t -  
most ( s ign)  b i t  o f  t he  p a r i t y  word correspond t o  t h e  cu r ren t  b i t ,  a f t e r  
a forward move, and t o  the  next  b i t ,  a f t e r  a backward move; t h i s  saves a 
On a forward move, t h e  
The former problem is  handled by s t o r i n g  a word c a l l e d  PARITY, 
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l i t t l e  time. PARITY is  i n i t i a l l y  s e t  t o  a l l  zeroes .  Whenever a 1 i s  
t e n t a t i v e l y  decided on, a 24-bi t  sequence TAP 1, r ep resen t ing  t h e  impulse 
response of a s i n g l e  1, i s  added to  PARITY b i t - b y - b i t  and mod 2 ;  should 
such a dec is ion  be revoked, TAP 1 is added aga in ,  and thus  cance ls .  
Also, PARITY must be l e f t -  and r i g h t - s h i f t e d  as t h e  algori thm moves back- 
ward and forward. The r e s u l t  i s  t h a t  we implement what i n  Massey's terms 
, would be a Type I1 encoder.  
To t e l l  what t h e  previous branch was, we use  a 224-word t a b l e  c a l l e d  
EST(N). On a forward move from b i t  N ,  we s t o r e  i n  EST(N) one of  fou r  ad- 
d r e s s e s ,  corresponding t o  t h e  four  poss ib l e  combinations o f  information 
and p a r i t y .  
e c t  address  t o  t r a n s f e r  i n t o  t h e  appropr ia te  one of four  subprograms, 
t hus  saving a l l  t e s t i n g .  
w e  can read t h e  decoded information from t h e  EST(N) t a b l e ;  t h i s  readout 
i s  f a c i l i t a t e d  i f  a l l  addresses  corresponding t o  a 0 information b i t  a r e  
p o s i t i v e ,  and those  t o  1, negat ive.  
Then i f  we should ever move back t o  b i t  N ,  we use an i n d i r -  
Furthermore, a t  t h e  end of  decoding t h e  frame, 
The algori thm descr ibed  so f a r  i s  a complete decoding algori thm f o r  
a r a t e  1 / 2  code of  c o n s t r a i n t  length 25 with a resynchronizing frame of  
224 b i t s .  
t i o n a l  information which it i s  t o  ou r  advantage t o  use i n  decoding. 
These a r e  t h e  seve ra l  f ixed  words which occur  i n  each frame, and t h e  
o v e r - a l l  p a r i t y  check which i s  added t o  most words. 
a l l  b i t s  i n  t h e  frame i n t o  one of t h e  fol lowing ca t egor i e s :  
However, t h e  r i g i d i t i e s  o f  t h e  Pioneer  format g ive  us  addi- 
We have c l a s s i f i e d  
1. A f i x e d  b i t  equal t o  1; 
2 .  A f i x e d  b i t  equal t o  0; 
3. 
4. A b i t  which e n t e r s  i n t o  a p a r i t y  check; 
5 .  
6 .  A l l  o t h e r  b i t s .  
Thus a f ixed  word i s  descr ibed by a mixture of  Types 1 and 2 ;  a word with 
o v e r - a l l  p a r i t y  check by 5444443; and a word with 1-3-5-7 p a r i t y  by 
5646463. 
MOVEF(N), which we aga in  t r a n s l a t e  i n t o  addresses  corresponding t o  s i x  
subprograms; a forward move is then begun by an i n d i r e c t  address  t r a n s f e r  
A b i t  which i s  a p a r i t y  check on preceding b i t s ;  
The first b i t  i n  a word, assumed en te r ing  i n t o  a p a r i t y  check; 
The desc r ip t ion  of t h e  e n t i r e  frame then  f i l l s  a 224-word t a b l e  
-7- 
from t h i s  t a b l e ,  j u s t  l i k e  a backward move. In  add i t ion ,  t h e  backward 
move addresses  must be increased  t o  desc r ibe  a g r e a t e r  v a r i e t y  of  poss i -  
b l e  backward moves. 
The only change requi red  by a f ixed  b i t  of 0 ,  say ,  i s  t h a t ,  o f  t h e  
forward moves, PF1 and SF1 a r e  no longer permi t ted ,  and t h e  condi t ion  f o r  
an FB move becomes simply METRIC + M o <  0; s i m i l a r l y  BLPF and BLSF a r e  
excluded as backward moves, and the  condi t ion  f o r  BBO i s  METRIC - Mo> 0. 
For t h e  b i t s  involved i n  p a r i t y  checks, we in t roduce  an i n t e g e r  v a r i a b l e  
P7;  P7 i s  s e t  t o  0 o r  1 on t h e  f i r s t  b i t  i n  each word, depending on 
whether an even o r  odd p a r i t y  check i s  des i r ed ;  it is  then  incremented 
by 1 every time a b i t  i s  decided t o  be  a 1, o r  changed from a 1 t o  0.  
Then, when t h e  p a r i t y  check b i t  a r r i v e s ,  P7 i s  t e s t e d  f o r  odd o r  evenness, 
and depending on t h e  outcome, t h e  b i t  i s  t r e a t e d  as a f ixed  1 o r  0 .  
Flow Charts  and L i s t i n e  
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There fol low d e t a i l e d  flow cha r t s  f o r  t h e  a c t u a l  program, and a com- 
mented l i s t i n g .  
f e r e n t  e n t r i e s  which t h e  program may reach on forward o r  backward moves. 
Then, i n  o rde r  t o  save needless  dup l i ca t ion ,  we have w r i t t e n  out a s  macro 
subprograms t h e  t h r e e  general  types of  updat ing rou t ine  needed be fo re  a 
forward move. The d e t a i l e d  flow c h a r t s  f o r  each en t ry  then fol low,  and 
f i n a l l y  t h e  l i s t i n g .  





























FORWARD MOVE ENTRIES 
first  b i t  i n  word 
ord inary  b i t  i n  p a r i t y  check ( t h i r d ,  f i f t h  b i t s )  
l a s t  b i t  in  word 
f i x e d  b i t  = 0 
f ixed  b i t  = 1 
ord ina ry  b i t  no t  i n  p a r i t y  check (second, f o u r t h ,  
s i x t h )  
b i t  a f t e r  l a s t  b i t  i n  frame 
B 


















BOO ( A l )  
BO1 ( A 2 )  
B 1 0  ( A 3 )  
B 1 1  (A4)  
BXOO (AS)  
BXOl  ( A 6 )  
B 7 0 0  (A7)  
B 7 0 1  ( A 8 )  
B 7 1 0  (A9)  
B 7 1 1  ( A 1 0 )  
B I N I T  ( A l l )  
- 9- 
TABLE I1 
BACKWARD MOVE E N T R I E S  
o rd inary  b i t ,  00 chosen 
ord inary  b i t ,  01 chosen 
ord inary  b i t ,  10 chosen 
ord inary  b i t ,  11 chosen 
f ixed  b i t ,  00 chosen 
f ixed  b i t ,  01 chosen 
seventh b i t ,  00 chosen 
seventh b i t ,  01 chosen 
seventh b i t ,  10 chosen 
seventh b i t ,  11 chosen 









































F028-20 .00  
U 
N O  Yes 
% 
1 Metric = Metric - A M  
Metric = 
Metric - AM t 
Mask Metric 
with Delta 
Macro Update (1) 
Update on Forward Move, One 
Branch Chosen N - b X  
Variable  Parameters and Regis te r  
Assignment Same as Update (0 )  
c + 
ADDR - b E S T ( N )  
Increment 
P a r i t y  (B)+A 
Right S h i f t  P a r i t y  




- - - - - - - - -  
Skip  t h i s  Sec t ion  






Macro Update (L) 
Update on Lateral Move from 0 to 1 
Branch 
Variable Parameters and Register 
Assignment Same as Update (0) 































Forward Moves: E n t r i e s  E l  and E F  
E i  0 
Reg i s t e r A.s s i gnrn en t on E n  t r y : 
A :  P a r i t y  
B :  Metr ic  









01, A 2 ,  UO1 
Yes 
Update (1) 
P.110, A 3 ,  U10 
N - 1  ----tX N - 1 4  X 
I 
X - - . C N  
DATA (N)+X 
A 

















NO Update ( 0 )  
3 M O 1 ,  A 6 ,  U X O l  
Update (0)  
MOO, AS,  UXOO 
1 Update (1) M10, A 3 ,  U10 
Update (1) 
[ M 1 1 ,  A 4 ,  U 1  




















F028-24 .00  



























Backward Move: Entry B O O  [BO11 
Reg i s t e r  Assignment on Entry 
A :  Metric 
B :  P a r i t y  
X :  N 
No Update (L) 
b l l l ,  A 4 ,  U B L l l  







N - 1  + X 
Left S h i f t  P a r i t y  
0[1]  Enters  on Right 
(N+ 1+N) LJ 
I 





















Odd Backward Move: Entry B10 [ B l l ] ,  R710 [B711] 




Metric  + 
Delta - 
M10 (DATA) 
fMl1 (DATA) ] 
i 
Regis te r  Assignment Same as  BOO 
Forward 
N - 1  + X  
Add Impulse Response 
Left  S h i f t  P a r i t y  
1 [ O ]  Enters  on Right 




N - 1  + X  
Left S h i f t  P a r i t y  








~ [Mol (DATA)] 
F028-27.00 
B700 [B701] 1 '  
X - N  
DATA (N)+X 
Backward Move: Entry [B701],  B X O O  [ B X O l ]  
Reg i s t e r  Assignment Same as B O O  





S D S  910-920 Sequent ia l  D e c o d e r  Program L i s t i n g  








S T A  
LDA 
MRG 
S T A  
LDA 
MRG 











S T A  
LDX 
I T O P  LDA 
S T A  
B RX 
LDA 
S T A  
B RX 
LDA 
S T A  
B RX 
LDA 
S T A  
BRX 
LDA 
S T A  
BRX 
LDA 
S T A  
B RX 
LDA 
S T A  
B RX 
= - l o  
A l l ,  2 
SGNMSK 
A l l ,  2 
A 3  
S G N B I T  
A 3  
A 4  
S G N B I T  
A 4  
A 9  
S G N B I T  
A 9  
A 1  0 
SGNB I T  
A10 
=-3 
A A 3 + 1 ,  2 
SGNMSK 
A A 3 + 1 ,  2 
AA6 


















MOVEF-2,  2 
AA2 
MOVEF-2,  2 
AA6 
MOVEF-2,  2 
AA3 
MOVEF-2,  2 
I T O P  
A 3 ,  A 4 ,  A 9 ,  A 1 0  S E T  NEGATIVE 
R E S T  O F  A 1 - A 1 0  P O S I T I V E  
)' 
AA6 S E T  NEGATIVE } 
\ S E T  UP MOVEF T A B L E ,  PATTERN IS 












































INSERT OUT INSTRUCTION AT END OF 
MOVEF TABLE 
INSERT BINIT AT BEGINNING OF EST 
TAB LE 
Core of the Program 
BEGIN CLR BEGIN FRAME DECODING--PARITY=O TO STA 
LDX =-226 N=-226, COUNTS UP TO -1 
SUB LOBIT METRIC=-1, METRIC ALWAYS - AND ODD 
XAB 
BRX "MOVEF, 2 
MIN P7 P7 SET EVEN. FOR EVEN PARITY NOP INS 
El STB P7 FIRST BIT ENTRY, FORWARD MOVE 
EF STX N ORDINARY BIT ENTRY, FORWARD MOVE 
* PARITY IN A, METRIC IN B, N IN X. 
LDX DATA, 2 
S KA LOBIT DETERMINE CURRENT PARITY BIT 
B RU EF1 
XAB 
BRU uoo YES, DECIDE TO MOVE FORWARD, UPDATE 
SKG M11, 2 NO, TRY OTHER BRANCH 
B RU u11 
LDX N BOTH BRANCHES BAD 
EAX -1, 2 DECREMENT N 
B RU *EST, 2 GO TO THE APPROPRIATE BACKWARD MOVE 
S KG Mol, 2 
B RU uo 1 
SKG M10, 2 
B RU u10 





















L i s t i n g - - p a g e  3 
EFXO 
E F X O l  
E F X l  
E F X l O  
E F 7  




































S T X  
LDX 















* E S T ,  2 
N 
DATA, 2 
L O B I T  
E F X O l  
-1, 2 









* E S T ,  2 
N 
DATA, 2 
L O B I T  
E F X l O  













LOB I T  
E F 7 1  
P 7  
L O B I T  
E F 7 0 0  
METRIC 
M 1 1 ,  2 
U 7 1 1  
N 
-1, 2 
* E S T ,  2 
METRIC 
F I X E D  0 B I T  ENTRY, SAME AS E F  EXCEPT 
I N H I B I T S  SECOND BRANCH 
F I X E D  1 B I T  ENTRY 
SEVENTH B I T  ENTRY 
T E S T  CURRENT P A R I T Y  B I T  
T E S T  WHETHER P7 ODD OR EVEN 
P 7  ODD, FIX SEVENTH B I T  0 














































RO 0 S T A  
LDA 
FO LDX 











RO 1 S T A  
LDA 
BRU 
S F O l  SUB 
BRU 




R 1 0  S T A  
LDA 
F1  LDX 
MOO, 2 
U 7 0 0  
N 
* E S T ,  2 
-1, 2 
P 7  
L O B I T  
E F 7 0 1  
METRIC 
M10, 2 
U 7 1 0  
N 
* E S T ,  2 
METRIC 
Mol, 2 









A 1  
N 





M O O ,  2 
RO 0 
DELTA 
S F O l  
Mol,  2 
MASK 
METRIC 









A 3  
N 
UPDATE PARAM, 00 CHOSEN, NORMAL B I T  
I F  M E T R I C . L T . D E L T A  I N H I B I T  TH R A I S E  
COMPUTE NEW METRIC 
R A I S E  T H ,  AS A RESULT D E L T A . L T . M . L T . 0  
LOAD ADDRESS WITH U O O ,  STORE I N  E S T  
RIGHT S H I F T  P A R I T Y  1 I N S E R T  0 I N  L E F T  
GO TO FORWARD ENTRY 
BYPASSES MRG MASK 
UPDATE, 01 C H O I C E ,  ORDINARY B I T  




















F 1 A  
SFlO 
u11 
R 1 1  






S F X O l  
U 7 0 0  
R 7 0 0  
SF700 
U 7 0 1  
R 7 0  1 
















































S U B  
MRG 
S T A  
L i s t i n g - - p a g e  5 
E S T ,  2 
MOVEF-1, 2 C H M G E  P A R I T Y  OF P7 I F  CURRENT B I T  
P7 I N  P A R I T Y  CHECK 
1 




R 1 0  
DELTA UPDATE, 11 C H O I C E ,  ORDINARY L I S T  
S F l l  
M 1 1 ,  2 
MASK 
METRIC 
A 4  
F 1  
M 1 1 ,  2 
R 1 1  
DELTA 
SFXCO 





M O O ,  2 
RXO 0 
DELTA 
S F X O l  
M o l ,  2 
MASK 
METRIC 
A 6  
FO 




M O O ,  2 
MASK 
METRIC 
A 7  
FO 
M O O ,  2 






UPDATE, 00 CHOICE,  F I X E D  B I T  
UPDATE, 01 CHOICE,  F I X E D  B I T  
UPDATE, 00 C H O I C E ,  SEVENTH B I T  




















L i s t i n g - - p a g e  6 
SF701 
U 7 1 0  
R 7 1 0  
SF710 
U 7 1 1  


















S T A  
LDA 
LDX 








S T A  
LNA 
LDX 














S K G  
BRU 













i n  
A 8  
FO 
M o l ,  2 






A 9  
N 
E S T ,  2 
F 1 A  
M10, 2 
R 7 1 0  
DELTA 
SF71 1 





E S T ,  2 
F 1 A  
M 1 1 ,  2 
R 7 1 1  
N 
DATA, 2 
M O O ,  2 
S G N B I T  
LOO 




M 1 1 ,  2 





* E S T ,  2 
N 
DATA, 2 
M o l ,  2 
SGNB I T 
LO 1 
M o l ,  2 
FBA 
M10, 2 
UPDATE, 10 C H O I C E ,  SEVENTH B I T  
UPDATE, 11 C H O I C E ,  SEVENTH B I T  
BACK ENTRY, 00 BRANCH, NORMAL B I T  
METRIC I N  A ,  P A R I T Y  I N  B ,  N I N  X 
RESTORE E A R L I E R  METRIC 
IS E A R L I E R  METRIC . G T . O  
NO, TRY A LATERAL MOVE 
Y E S ,  TURN AROUND, RESTORE LATER METRIC 
AND LOWER THRESHOLD BY DELTA 
LATERAL TRY,  00 BRANCH, IS M - M 1 l . L T . O  
Y E S ,  GO TO UPDATE 
NO, GO BACK AGAIN 
L E F T  S H I F T  P A R I T Y ,  DECREMENT N ,  
0 ENTERS ON R I G H T  





















L i s t i n g - - p a g e  7 
U B L l l  
R B L l l  
E l l  
S F B L l l  
U B L l O  
R B L l O  
S F B L l O  
B 7 1 0  
B 1 0  
B 7 1 1  
B 1 1  
U B l O  
B RU 










S T A  
LDA 
LDX 


















S T A  







S T A  







S T A  
XAB 
EOR 
U B L l O  
METRIC 
N 
1 L E F T  S H I F T  P A R I T Y ,  1 ENTERS ON R I G H T  
METRIC 
-1, 2 DECREMENT N 
* E S T ,  2 
DELTA UPDATE, LATERAL MOVE TO 11 BRANCH 
S F B L l l  
M 1 1 ,  2 
MASK 
METRIC 
A 4  
N 
E S T ,  2 
MOVEF-1,  2 
P7 
T A P  3 
METRIC 
M 1 1 ,  2 
R B L l 1  
DELTA 




A 3  
E l l  
M10, 2 




M 1 0 ,  2 
S G N B I T  






M 1 1 ,  2 
S G N B I T  
U B l l  
M 1 1 ,  2 
FBA 
METRIC 
*?.gVEF , 2 
TAP 3 
SAME A S  U 1 1  BUT DOES NOT S H I F T  P A R I T Y  
UPDATE, LATERAL MOVE TO 10 BRANCH 
BACK ENTRY, 10 BR,  7 T H  B I T ,  S E T  P7 ODD 
BACK ENTRY, 10 BRANCH, NORMAL B I T  
E A R L I E R  METRIC .GT.O 
Y E S ,  GO BACK 
NO, GO FORWARD AND LOWER THRESHOLD 
BACK ENTRY, 11 BR,  7 T H  B I T ,  S E T  P7 ODD 
BACK ENTRY, NORMAL BR,  NORMAL B I T  






































B 7 0 0  S T A  






B 7 0 1  S T A  





S U B  
BRU 
OUT NOP 
I N F O  R E S  
BO R E S  
B 1  R E S  
MOVEF EQU 
B 2  RES 
T A P  3 OCT 
DELTA OCT 
DATA EQU 










* E S T ,  2 
METRIC 
T A P 3  
N 














M o l ,  2 
S G N B I T  
UBXO 1 





B 0 + 2 2 5  
225 
B 1 + 2 2 6  
225 




GO BACK, UPDATE PARAMETERS 
L E F T  S H I F T  P A R I T Y ,  DECR N ,  0 ON R I G H T  
0 I N  A P E R M I T S  NORMALIZE TO BE COMP. 
BACK ENTRY, 00 BR,  7TH B I T ,  S E T  P7 ODD 
BACK ENTRY, OOBR, F I X E D  B I T  
BACK ENTRY, 01 BR,  7TH B I T ,  S E T  P7 ODD 
BACK ENTRY, 01 BR,  F I X E D  B I T  
DECODING COMPLETED 
C o n s t a n t s  
T A P S ,  R TO L ,  OMIT F I R S T  B I T  





















S G N B I T  
L O B I T  
SGNMSK 
A 1  
A 2  
A 3  
A 4  
A 5  
A 6  
A 7  
A 8  
A 9  
A 1  0 





























R E S  
R E S  
R E S  
R E S  
R E S  














B l O  
B 1 1  
BXOO 
BXO 1 
B 7 0 0  
B 7 0 1  
B 7 1 0  
B 7 1 1  








E l  
E F  
E F 7  
EFXO 
E F X l  
E F  
OUT 
Lis t ing--page 9 
APPENDIX B 
INPUT-OUTPUT, SYNCHRONIZATION, AND ERROR DETECTION 
In  add i t ion  t o  the  sequent ia l  decoding i t s e l f ,  t h e  program f o r  which 
i s  descr ibed  i n  Appendix A ,  t h e  on - s i t e  computer must have provis ion  f o r  
i n i t i a l l y  determining t h e  beginning of  t h e  d a t a  frame, inc luding  t h e  cor-  
r e c t  phasing of  information and p a r i t y  b i t s  and r e s o l u t i o n  of  s ign  am- 
b i g u i t y ;  it must then  be a b l e  t o  input d a t a  from t h e  s i x - b i t  d a t a  b u f f e r  
and output  decoded d a t a  t o  t h e  s t a t i o n  t ape ,  with a f ixed  two-frame de- 
l a y ,  and with t h e  proper  r e l a t i o n  t o  t h e  decoding program. F ina l ly ,  a l -  
though a decoding f a i l u r e  due t o  excessive decoding computations i s  a 
f a i r l y  good i n d i c a t o r  o f  which frames have e r r o r s ,  it is use fu l  t o  have 
a s t i l l  more s e n s i t i v e  e r ro r -de tec t ion  c r i t e r i o n .  The r eve r se  decoding 
scheme proposed by Ames has proved t o  be remarkably s e n s i t i v e ;  f o r  t h e  
record ,  however, we present  here  another p o s s i b l e  approach. 
Timing: I n i t i a l  Concept 
We assume t h a t  every time the input  b u f f e r  f i l l s  with s i x  b i t s ,  an 
i n t e r r u p t  is  generated.  
t o  c o n t r o l  t h e  ove r -a l l  t iming o f t h e  program. 
These i n t e r r u p t s  w i l l  s e rve  as an ex te rna l  clock 
In  t h e  i n i t i a l  concept,  while t h e  decoder i s  decoding Frame I ,  t h e  
input /output  i n t e r r u p t  program w i l l  be  loading t h e  d a t a  corresponding t o  
Frame 1+1 [DATA ( I + l ) ]  and output t ing  t h e  decoded es t imates  f o r  Frame 1-1 
[EST ( I - l ) ] .  To minimize s to rage  and t o  s impl i fy  t h e  i n t e r r u p t  rou t ine ,  
we use  t h e  same t a b l e  f o r  input  and output ;  whenever an i n t e r r u p t  occurs ,  
we f i r s t  w r i t e  EST (N,I-1) ,  then  read DATA (N, I+l )  i n t o  t h e  same p lace  i n  
t h e  t a b l e .  Thus we can get  away with t h r e e  224-word t a b l e s ;  DATA ( I + l ) /  
EST ( I - 1 ) ,  DATA ( I )  and EST(1). F ina l ly ,  t o  avoid moving t h e  decoded EST 
t a b l e  t o  t h e  1 /0  t a b l e  a t  t h e  beginning of each new frame, i t  is  convenient 





















1 + 1  1 + 2  I - Frame : 
TABLE 1 DATA (I+l) /EST(I-1)  DATA (I+1)  EST (I+2)  
TA.RLE 2 EST (I> DATA (I+2]/EST (1: CATA ( I + 2 )  
TABLE 3 DATA ( I )  EST ( I+1)  DATA (I+3)/EST ( I+1)  
This  simply involves rewr i t ing  a few dozen addresses  i n  the  decoding 
and i n t e r r u p t  programs a t  t h e  beginning of  each new frame. 
Over-al l  con t ro l  of  t h e  decoding program i s  governed by t h e  1 /0  in -  
t e r r u p t  index, N I / O .  Af t e r  t h e  end of  a frame (NI/O = 223), t h e  i n t e r r u p t  
program r e t u r n s  t o  a program BEGINF, which does t h e  fol lowing:  
1) Resets N I / O  t o  0.  
2) Redefines TABLE 1 - TABLE 3 as above. 
3) S e t s  a decoding f l ag  DFLAG t o  0. 
4) I n i t i a l i z e s  and s tar ts  the decoding program. 
Decoding then  proceeds independently o f  t h e  p e r i o d i c a l l y  occurr ing 
i n t e r r u p t s .  Whenever decoding i s  complete, DFLAG i s  s e t  t o  1 and t h e  de- 
coding program i d l e s .  When NI/O reaches a c e r t a i n  number NBREAK, t h e  in-  
t e r r u p t  program r e t u r n s  not  t o  the body of  t h e  decoding program but  t o  a 
program ENDF, which does t h e  following: 
1) If DFLAG=O, s e t s  t h e  las t  1 4  b i t s  of EST (1-1) t o  zero and t h e  
l a s t  14 of EST(1) t o  t h e  Barker sequence and mode I D .  The 14 
zeroes  w i l l  i n d i c a t e  a decoding f a i l u r e  t o  t h e  TPL. 
2) Performs a l l  t h e  da t a  reduct ion and housekeeping func t ions  now 
performed by t h e  o n - s i t e  computer. 
I t  i s  c l e a r  t h a t  NBREAK must be chosen small enough t o  allow a l l  
t h e s e  func t ions  t o  be completed and i n  any case not  larger  than  209. 
Segregat ing t h e  housekeeping funct ions i n  t h i s  way maximizes t h e  time 
a v a i l a b l e  f o r  decoding, and probably enables  t h e s e  func t ions  t o  be per-  
formed most e f f i c i e n t l y .  
Timing: Overlap Concept 
A s  we a r e  pressed f o r  t ime,  it would be use fu l  t o  avoid wasting t h e  





















without  much d i f f i c u l t y  we can s t a r t  t h e  decoder on t h e  next frame as 
soon as it f i n i s h e s  t h e  cu r ren t  frame, i f  we only guard aga ins t  t h e  de- 
coder  running ahead of  t h e  input  data. 
In  t h e  overlap concept i t  i s  assumed t h a t  when t h e  1/0 program be- 
g ins  a new frame, t h e  decoding program is  a l r eady  decoding t h e  previous 
frame. Thus BEGINF must be revised t o  do only t h e  fol lowing:  
1) Reset N I / O  t o  0 .  
2)  
3) Set  DFLAG t o  0.  
Whenever t h e  decoding program f i n i s h e s  decoding a frame, it t r a n s -  
Redefine t h e  1 /0  t a b l e  only. 
f e r s  immediately t o  ENDFA, which 
1) S e t s  DFLAG t o  1. 
2 )  Redefines t h e  DATA and EST t a b l e s .  
3) 
4)  I n i t i a l i z e s  and r e s t a r t s  t h e  decoding program. 
F i n a l l y ,  whenever N I / O  reaches NBREAK, t h e  i n t e r r u p t  program checks 
Performs a1 1 housekeeping func t ions .  
DFLAG. I f  i t  i s  s t i l l  0 ,  it then  r e t u r n s  t o  ENDFB, which 
1) S e t s  t h e  l as t  1 4  b i t s  of EST(1-1) and EST(1) t o  0 and FS, M I D .  
2)  Transfers  t o  ENDFA. 
I t  w i l l  be seen t h a t  under these r u l e s ,  DFLAG w i l l  be 0 whenever t h e  
decoding program is  i n  t h e  frame previous t o  t h a t  o f  t h e  1/0 program, and 
w i l l  be  1 whenever both a r e  i n  the same frame. In  t h e  l a t t e r  case ,  t h e  
decoding program must be inh ib i t ed  from advancing beyond t h e  input  d a t a .  
We recal l  t h a t  i n  our  decoding program a l l  forward moves a r e  i n i t i a t e d  
by t h e  i n s t r u c t i o n  BRX *MOVEF, 2 ,  which t r a n s f e r s  t o  the  i n d i r e c t  ad- 
d r e s s  s p e c i f i e d  by t h e  indexed pos i t i on  i n  t h e  MOVEF t a b l e ,  and then  in-  
crements t h e  index. Suppose we then write a l i t t l e  subprogram: 
LOOPA EAX - 1 , 2  
BRX *MOVEF, 2 
which decrements t h e  index and then branches; suppose f u r t h e r  t h a t  w e  re -  
p l ace  t h e  normal address  i n  the  MOVEF t a b l e  by LOOPA; then  u n t i l  t h e  nor- 
mal address  i s  r e s t o r e d , t h e  decoding program w i l l  simply keep looping 




















i f  DFLAG = 1, 
TEMP -+ MOVEF (NI/O) i f  TEMP = 0 ( r e s t o r i n g  t h e  previous address)  
MOVEF (NI/O + 1) + TEMP (saving t h e  next  address)  
LOOPA - MOVEF (NI/O+l) (Blocking t h e  decoder) 
and s e t  TEMP = 0 i n  BEGINF.  
Since t h e  average number o f  computations p e r  frame i n  decoded frames 
w i l l  normally be much smaller than t h e  number allowed, us ing  t h e  excess 
i n  t h e  next frame ought t o  decrease t h e  frame d e l e t i o n  r a t e  somewhat. 
Cor re l a t ion  Synchronization 
The idea  of  t h i s  synchronizat ion scheme is  t o  look f o r  t he  f ixed  
frame synch (FS) and frame synch complement (FS) words by simple cor re-  
l a t i o n ,  us ing  t h e  3-bi t -quant ized outputs  f o r  each b i t ,  and accumulating 
over  several frames. The sequent ia l  decoder is not used. 
A l l  t h a t  we know about t h e  frame s t r u c t u r e  i s  t h a t  it has a per iod  
of  448 and t h e  fol lowing form: 
1x1 x1xoxox1xox21 loxoxoxlxlxoxl x?! f. 
I n i t i a l l y  we do not  know t h e  proper phase,  and it i s  c l e a r  from t h e  sym- 
me t r i c  form of t h i s  pe r iod ic  sequence t h a t  we cannot determine phase from 
FS and a lone .  Thus our  synchronizat ion technique w i l l  leave us w i t h  
a 180' phase ambiguity and a corresponding 224-bit  framing ambiguity 
whose r e s o l u t i o n  we s h a l l  d i scuss  a t  t h e  end of t h i s  no te .  
We begin by focussing our  a t t e n t i o n  on one half-frame of  224 rece ived  
b i t s .  
each rece ived  b i t  t h e  log l ike l ihood r a t i o :  
E i t h e r  FS o r  l% must begin wi th in  t h i s  half-frame.  We d e f i n e  f o r  
where y i s  t h e  quan t i za t ion  l eve l  rece ived  f o r  t h a t  b i t ;  t h e r e  a r e  thus  
8 p o s s i b l e  values  of  t h e  log  l ike l ihood r a t i o ,  o r  4 magnitudes and a s i g n ,  
where a p lus  s ign  i n d i c a t e s  a probable zero and a minus s i g n  a probable  
one. The c o r r e l a t i o n  weight o f  the hypothesis  t h a t  t h e  frame synch se -  
quence begins  a t  b i t  X i s  then  





A l a r g e  magnitude of  C(X), e i t h e r  p o s i t i v e  o r  nega t ive ,  i n d i c a t e s  
t h a t  i t  i s  l i k e l y  t h a t  e i t h e r  FS o r  E begins a t  b i t  X.  
pu t e  C(X) f o r  a l l  t h e  224 b i t s  i n  a ha l f - f rame,  and look f o r  a l a r g e  mag- 
n i t u d e  of  C(X). 
We can nohi ccm- 
In  gene ra l ,  however, t h e  information i n  one half-frame w i l l  not  be 
s u f f i c i e n t  t o  d i s t i n g u i s h  between t h e  r e a l  s t a r t i n g  b i t  and some f a l s e  
ones.  Therefore ,  we repea t  t h e  process f o r  another  224 rece ived  b i t s ,  
ob ta in ing  another  set  o f  c o r r e l a t i o n  weights Cl(X), which by themselves 
w i l l  a l s o  not  be s u f f i c i e n t  f o r  a choice.  We can combine t h e s e  observa- 
t i o n s ,  i f  we add t o  C(X) t h e  negat ive of  Cf(X + 224); when X i s  t h e  cor-  
r e c t  beginning b i t ,  C(X) w i l l  t e n d  t o  be l a r g e  and p o s i t i v e ,  say,  and 
Cf(X + 224) l a r g e  and negat ive ,  o r  v i c e  ve r sa ,  s o  t h a t ,  cont inuing t h i s  
process  f o r  a number of  half-frames and r eve r s ing  t h e  p o l a r i t y  o f  t h e  
c o r r e l a t i o n  weight every 224 b i t s ,  a l a r g e  p o s i t i v e  o r  nega t ive  c o r r e l a t i o n  
peak w i l l  tend t o  b u i l d  up a t  t h e  c o r r e c t  s t a r t i n g  b i t ,  whi le  t h e  o t h e r  
c o r r e l a t i o n  weights w i l l  tend t o  average t o  zero.  
There a r e  seve ra l  d i s t i n c t  types of  c r i t e r i a  we could use .  F i r s t ,  
we could look a t  a f i x e d  number of ha l f - f rames ,  accumulating t h e  co r re -  
l a t i o n  weights C(X), and a t  t h e  end p ick  t h e  b i t  with t h e  l a r g e s t  abso- 
l u t e  magnitude o f  C(X). 
passed a c e r t a i n  threshold  T,  and then  choose t h a t  b i t .  F ina l ly ,  we could 
keep t r a c k  both of  t h e  l a r g e s t  \C(X)\ and t h e  second l a r g e s t ,  and choose 
t h e  b i t  corresponding t o  t h e  former only when t h e  former exceeded t h e  l a t -  
t e r  by some f ixed  amount T. The s imula t ions  we have done s o  f a r  i n d i c a t e  
t h a t  any o f  t h e s e  schemes w i l l  work well f o r  ou r  parameters ,  but t h a t  t h e  
last  has t h e  s h o r t e s t  average time t o  synch f o r  a f ixed  p r o b a b i l i t y  o f  
f a l s e  synch. For t h e  l a t t e r  two schemes w e  have two complete runs of  a 
hundred t r i a l s ,  one a t  E/N =T=.8, and t h e  o t h e r  a t  E / N  =T=.7 where E/No 
i s  t h e  s igna l - to -no i se  r a t i o  p e r  t r ansmi t t ed  b i t .  The former i s  a t  and 
t h e  l a t t e r  below any s igna l - to-noise  r a t i o  we a r e  l i k e l y  t o  go t o .  
A f ixed  choice a f t e r  5 half-frames would have r e s u l t e d  i n  no e r r o r s  a t  
.8;  a t  .7, a f t e r  6 half-frames.  Using t h e  more f l e x i b l e  d i f f e r e n t i a l  
s t r a t e g y ,  s topping whenever t h e  g rea t e s t  c o r r e l a t i o n  magnitude exceeds 
t h e  second g r e a t e s t  by more than T,  where T i s  chosen a f t e r  t h e  f a c t  as 


























t h e  minimum value  that  would have r e s u l t e d  i n  no f a l s e  synchs,  we ob ta in  
t h e  r e s u l t s  of  Table I ,  which ind ica t e  an average t ime t o  synch o f  l e s s  
t han  4.47 half-frames a t  E / N  = .7 ,  and less than  3.37 a t  .8. 
0 
TABLE I 
Number o f  t r i a l s  out of 100 in  which a f t e r  N half-frames synchronizat ion 
was obta ined ,  with no fa lse  synchronizat ion.  
















Implementation o f  Synch Scheme 
We imagine t h a t  d a t a  w i l l  b e  en tered  i n t o  t h e  decoding computer from 
a s i x - b i t  b u f f e r ,  o r  two received b i t s  a t  a time. 
b u f f e r  w i l l  conta in  a f l i p - f l o p  which w i l l  i n d i c a t e  the  c o r r e c t  phase and 
a d j u s t  incoming d a t a  accordingly,  and t h a t  t h i s  f l i p - f l o p  may be changed 
on command from t h e  computer. F ina l ly ,  w e  s h a l l  suppose t h a t  on computer 
command t h r e e  b i t s  can be inh ib i t ed  from en te r ing  t h e  b u f f e r ,  so as t o  
subsequent ly  switch information-pari ty  b i t  p o s i t i o n s .  
We suppose t h a t  t h i s  
Then i n i t i a l  synch would proceed as fo l lows:  With each s i x - b i t  input  
t h e  computer would update t h e  c o r r e l a t i o n  weights o f  two poss ib l e  s t a r t -  
ing  b i t s ,  s t o r i n g  them i n  one o f  the 224-word decoding t a b l e s .  I t  would 
a l s o  keep t r a c k  of  t h e  p o s i t i o n  and magnitude o f  t h e  g r e a t e s t  and second 
g r e a t e s t  peaks t o  d a t e .  
t h e  l a t t e r ,  it would command t h e  bu f fe r  t o  assume t h e  c o r r e c t  b i t  phase 
and i - p  phase,  wait f o r  t h e  presumed beginning o f  t h e  next  block,  and 
s ta r t  decoding immediately (as  i n  the  over lap  t iming concept) .  I f ,  224 
rece ived  b i t s  l a t e r ,  decoding were not  s u f f i c i e n t l y  f a r  advanced, it 




















would then  f l i p  t h e  b u f f e r  f l i p - f l o p  and begin decoding with t h e  a l t e r -  
n a t e  half-frame and reversed p o l a r i t y .  
G f  t h i s  prGcedEm, i n  case  of bad noise ;  if t h e  decoder i s  not  g e t t i n g  
anywhere under e i t h e r  p o s s i b i l i t y ,  however, t he  i n i t i a l  synch program 
should be resumed. 
I t  ought t o  be given a few cyc le s  
Once synch i s  e s t ab l i shed ,  one can de tec t  l o s s  o f  synch whenever a 
s u f f i c i e n t  number o f  consecut ive frames f a i l  t o  be decoded. In  t h a t  
case  t h e  i n i t i a l  synch program can be used f o r  resynch. I t  i s  probably 
worth while t o  f i rs t  t r y  f l i p p i n g  t h e  b u f f e r  f l i p - f l o p ,  i n  case t h e  l o s s  
o f  synch was caused by a 180' phase change i n  t h e  demodulator. 
An Algorithm f o r  Detect ing Er ro r s  Made with Sequent ia l  Decoding 
Normally one does not  worry about undetected e r r o r s  with sequen t i a l  
decoding, because they  simply do not occur i f  t h e  c o n s t r a i n t  l ength  o f  
t h e  code is  long enough and a t a i l  o f  s u f f i c i e n t  length  i s  provided f o r  
resynchroniza t ion .  For systems reasons,  however, one o r  both o f  t h e s e  
condi t ions  may no t  b e  achievable ,  and then  t h e  undetected e r r o r  proba- 
b i l i t y  becomes non-negl ig ib le .  T h i s  i s  t h e  case  i n  t h e  Pioneer app l i ca -  
t i o n ,  where t h e  c o n s t r a i n t  l ength  i s  l imi t ed  t o  25 by t h e  word length  o f  
t h e  decoding computer, and t h e  t a i l  t o  14  o r ,  a t  t h e  most, 2 1  b i t s .  
Under these  condi t ions  t h e r e  a r e  seve ra l  methods o f  d e t e c t i n g  e r -  
r o r s .  First, a c u t o f f  may be  imposed on t h e  t o t a l  number of  decoding 
computations, e i t h e r  f o r  a whole frame o r  f o r  any p a r t  o f  a frame. 
excludes d a t a  which a r e  obviously noisy.  Second, t h e  l i ke l ihood  of  a 
decoded frame may be computed (as  by recomputing t h e  met r ic )  and t h e  frame 
o r  a p a r t  t he reo f  discarded i f  it is  too  un l ike ly .  
have been t r i e d ;  they  seem about equiva len t ,  and n e i t h e r  i s  very s e n s i -  
t i v e .  Thei r  e s s e n t i a l  defec t  i s  t h a t  they  t r y  t o  e s t ima te  t h e  r e l i a b i l i t y  
of  t h e  decoded frame by looking only a t  t h e  decoded sequence i t s e l f ,  
whereas i t  has  been repea ted ly  demonstrated t h a t  t h e  most s e n s i t i v e  era- 
s u r e  c r i t e r i a  a r e  those  which compare t h e  most l i k e l y  t r ansmi t t ed  sequence 
with t h e  sequences t h a t  a r e  near ly  as l i k e l y .  Therefore ,  one d e s i r e s  a 
method o f  genera t ing  a number o f  t he  most l i k e l y  t r ansmi t t ed  sequences.  
One c l e v e r  and e f f e c t i v e  method cons i s t s  o f  us ing  a sequen t i a l  decoder 
This 
Both t h e s e  methods 
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t o  decode a frame both forward and backward, using i n  the  l a t t e r  case  
t h e  l a s t  c o n s t r a i n t  l ength  o f  decoded b i t s ,  inc luding  the  t a i l ,  t o  i n i -  
t i a l l y  f i i l  t h e  s h i f t  r e g i s t e r .  
gorithm r e l a t e d  t o  t h e  sequen t i a l  decoding algori thm i t s e l f .  
I n  t h i s  no te  w e  desc r ibe  another  a l -  
Assume t h a t  t h e  sequen t i a l  decoder has a l r eady  decoded a frame. In  
r e t r o s p e c t  we can recompute t h e  metr ic  along the  pa th  corresponding t o  
t h e  me t r i c  sequence a l ready  decided upon, as i l l u s t r a t e d  i n  Figure 1. 
The pronounced d i p  i n  t h e  metric suggests t h a t  t h e r e  may be e r r o r s  i n  
t h e  middle of t h e  sequence, but i t  has  been e s t a b l i s h e d  t h a t  t h e  d i p  
a lone  i s  not  very s e n s i t i v e  as a de le t ion  c r i t e r i o n .  
t i v e  would be a c r i t e r i o n  which looks t o  s e e  whether t h e r e  i s  another  
pa th  nea r ly  as good as t h e  decoded pa th ,  as i l l u s t r a t e d  by t h e  do t t ed  
l i n e  i n  Figure 1. 
Much more s e n s i -  
How are we t o  f i n d  such an a l t e r n a t e  path? We know from t h e  s t r u c -  
t u r e  o f  t h e  sequen t i a l  decoding algorithm t h a t  t h e  decoded pa th  was t h e  
f i r s t  one found t h a t  s tayed  above a l l  t h e  thresholds  ind ica t ed  by t h e  
th re sho ld  pa th  o f  Figure 2 ,  and t h a t  no pa th  s t a y s  more than  t h e  th re sh -  
o l d  sepa ra t ion  A above t h e  threshold  pa th .  I t  i s  reasonable  t o  as- 
sume, however, t h a t  any l i k e l y  a l t e r n a t e  pa th  w i l l  nowhere f a l l  very f a r  
below t h e  th re sho ld  p a t h ,  
pa th  by some f ixed  amount MSPACE, and search  f o r  any path which s t a y s  
everywhere above t h e  dropped threshold  pa th .  I f  we f i n d  any such pa th  not  
t h e  decoded pa th ,  then  we can d e l e t e  wherever t h e r e  a r e  d i sc repanc ie s .  
More than  one such pa th  may be found. 
Therefore,  l e t  us  simply drop t h e  th re sho ld  
We thus  need an algori thm which w i l l  search  f o r  some pa th ,  no t  t h e  
decoded pa th ,  whose met r ic  s t a y s  above a f ixed  threshold  pa th .  
use  something very s i m i l a r  t o  the sequen t i a l  decoding algori thm i t s e l f ,  
wi th  t h e  fol lowing v a r i a t i o n s :  
We can 
1)  The th re sho lds  a r e  not  set  up wi th in  t h e  program i t s e l f ,  but  a r e  
f ixed  from t h e  beginning. 
The order ing  of t h e  branches i s  such t h a t  t h e  b i t  oppos i te  t o  
t h e  one decoded o r i g i n a l l y  i s  always t h e  f i r s t  t o  be examined; 




Original Decoded Path r- 
\ 
A 1  t ernat e 
Path 
End 




















r Decoded Path 
F02S-17 .00  
-0 ’ -Dropped Threshold Path 
Figure B - 2 .  Metric and Threshold Paths 
-18- 
have been d iscarded ,  s o  t h a t  we are s u r e  t o  f i n d  a second pa th  
if it exis ts .  
In  Figure 3 we have draw. a wnrd flow cha r t  of an algorithm which 
resembles t h e  Fano algori thm with t h e  above modi f ica t ions .  Here, t h e  
Y o p  branch" i s  t h e  branch with information d i g i t  oppos i te  t o  t h a t  on 
t h e  decoded branch, and t h e  "fixed threshold"  i s  t h e  value a t  t h a t  branch 
of  t h e  dropped th re sho ld  pa th .  
f i x e d ;  i n  t h i s  case  t h e  ! t o p  branch" is  t h e  only poss ib l e  branch. 
We recognize t h a t  c e r t a i n  b i t s  may be 
This  a lgori thm has been programmed but  not ye t  run ,  so  we can only 
e s t ima te  t h e  probable performance. 
ness  i n  d e t e c t i n g  e r r o r s  a s  against  t o t a l  computational time requi red .  
In  t h e  secondary search  every path examined during t h e  o r i g i n a l  sequen- 
t i a l  decoding must be examined again,  though only f o r  one th re sho ld ,  no t  
f o r  s e v e r a l ;  t h i s  impl ies  t h a t  with MSPACE very small  t h e  d i s t r i b u t i o n  
of  computations f o r  t h e  secondary search  w i l l  have t h e  same Pare to  be- 
hav io r  a s  t h e  sequen t i a l  decoding i t s e l f ,  al though with a somewhat smaller 
mean. For inc reas ing  MSPACE, t h e  number of  computations w i l l  probably in-  
c r e a s e  exponent ia l ly  as exp (K*MSPACE), where K i s  some unknown cons tan t .  
The e f f e c t i v e n e s s  o f  t h i s  scheme in d e t e c t i n g  e r r o r s  i s  unknown. 
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EVALUATION OF SMALL COMPUTERS AS SEQUENTIAL DECODERS 
Sequent ia l  decoding may be performed e i t h e r  by a special-purpose 
d i g i t a l  device ,  such as in  Appendix D,  o r  by a general-purpose computer 
programmed with a sequen t i a l  decoding algori thm. 
purpose device w i l l  be much f a s t e r  and perhaps somewhat l e s s  expensive 
than  a small general-purpose computer. However, t h e  f l e x i b i l i t y  of  t h e  
computer allows it t o  be e a s i l y  reprogrammed f o r  d i f f e r e n t  missions,  o r  
f o r  d i f f e r e n t  tasks a l t o g e t h e r ;  i t  can a l s o  be e a s i l y  modified during a 
mission t o  make use of  measured noise  s t a t i s t i c s ,  experiment reprogram- 
ming o r  shutdown, o r  any o the r  information which can assist it i n  decod- 
ing .  F ina l ly ,  t h e  general-purpose computer can be used f o r  quick-look 
process ing ,  format t ing  and tagging,  and o t h e r  r ea l - t ime  func t ions  involv- 
i ng  t h e  a c t u a l  rece ived  da ta .  I t  i s  t h e r e f o r e  o f  i n t e r e s t  t o  examine 
t h e  performance obta inable  with any of  a number of  small s c i e n t i f i c  com- 
p u t e r s  i n  t h e  $30,000-cost,  1-microsecond-speed range. 
In  general  t h e  s p e c i a l -  
The ground r u l e s  o f  t h e  comparison are as fol lows.  Ample s to rage  i s  
assumed a v a i l a b l e ,  s o  t h a t  wherever t ime can be saved a t  t he  expense o f  
a d d i t i o n a l  s to rage ,  as by wr i t i ng  similar p a r t s  of t h e  program many times 
o r  u s ing  t a b l e s  r a t h e r  than computing, t h e  choice i s  always made t o  save  
time. 
t i o n s  p e r  decoded b i t  is high enough (15 o r  more, say) t h a t  t ime devoted 
t o  input /output  and any small amount o f  a s soc ia t ed  computation is  essen-  
t i a l l y  n e g l i g i b l e .  Thus t h e  only s i g n i f i c a n t  q u a n t i t y  i s  t h e  average 
time requi red  f o r  a decoder computation. 
Furthermore, i t  i s  assumed t h a t  t h e  number o f  decoder computa- 
The s t r u c t u r e  of a l l  programs was assumed t o  be t h e  same as  the  
* 
s t r u c t u r e  of t h e  SDS 910-920 programs descr ibed  i n  Appendix A. 
each decoder computation c o n s i s t s  of  an examination of  t h e  met r ic  a s soc i -  
a t e d  wi th  t h e  cu r ren t  branch, a dec is ion  whether t o  go forward o r  back i n  
t h e  t r e e ,  according t o  the  Gal lager  a lgori thm, and an updat ing o f  t h e  





var ious  program v a r i a b l e s  based on t h i s  dec is ion .  
end o f  one move t o  t h e  beginning of t h e  next  i s  accomplished by an i n d i r -  
e c t l y  addressed branch i n s t r u c t i o n ,  where t h e  address  comes from one o f  
two t a b l e s  ( f o r  forward and backward moves) which ca t a log  t h e  appropri-  
a t e  move f o r  each b i t  i n  a frame; thus ,  although no s p e c i a l  b i t s  ( f ixed ,  
p a r i t y ,  e t c . )  were assumed i n  t h i s  comparison, t h e  framework o f  t h e  pro- 
gram i s  such as t o  e a s i l y  accommodate them. 
increments f o r  each branch ( f o r  the informat ion-par i ty  hypotheses o f  00, 
01,  10,  and 11) a r e  assumed s tored  f o r  each b i t  i n  t h e  frame i n  fou r  
frame-length t a b l e s .  F ina l ly ,  as is  implied above, t h e  r a t e  o f  t h e  code 
i s  assumed t o  be one h a l f ,  and the c o n s t r a i n t  l ength  i s  assumed t o  be 
two computer word lengths  p lus  one o r  less ,  o r  33 b i t s  f o r  most o f  t hese  
machines. 
The t r a n s f e r  from t h e  
The fou r  poss ib l e  me t r i c  
Flow c h a r t s  f o r  t h e  t h r e e  t y p i c a l  moves--forward, backward on 0 ,  
and backward on 1- -are  given i n  Figures 1 - 3. 
accumulated me t r i c ,  P t h e  p a r i t y  word, N t h e  index o f  t h e  cu r ren t  b i t  i n  
frame, A 
branch given a 00 hypothes is ,  A00 t h e  backward en t ry  address  f o r  a choice 
o f  00, and so f o r t h .  i f  
it exceeds A , and thus  repeatedly u n t i l  it i s  l e s s  than A ; ADD 
TAP 1 t o  P means t o  add t h e  impulse response of t h e  encoder t o  t h e  p a r i t y  
word, mod 2 (exc lus ive  o r ) .  The t o t a l  number of pa ths  from top  t o  bottom 
i s  e leven ,  o f  which t e n  are d i s t i n c t ,  and these  have been labe led  a t  t h e  
e x i t  po in t  by PFO, PF1, e t c .  From s imula t ion  r e s u l t s ,  we know t h e  ap- 
proximate frequency of  each of  these  moves; Table 1 r e p o r t s  t h e  d i s t r i b u -  
t i o n s  obtained during a very long sea rch ,  which i s  t y p i c a l  o f  times when 
t h e  computational load i s  high,  and during 3000 frames i n  which t h e  aver-  
age number of decoder computations p e r  decoded b i t  was 4. 
In  t h e s e  c h a r t s ,  M i s  t h e  
t h e  me t r i c  spacing,  MOO t h e  me t r i c  increment of t h e  cu r ren t  
The i n s t r u c t i o n  M = [MI means t o  reduce M by A 
The machines compared were the SDS Sigma 2 ,  t h e  DEC PDP-9, t h e  
Honeywell 3C DDP-516, and t h e  Data Machines DATA/620. Requests t o  t h e  
manufacturers of  t h e  EMR Advance 6130, t h e  I n t e r s t a t e  IEC-1010, t h e  
S c i e n t i f i c  Control SCC-655, and the Systems Engineering Labs SEL-810AY 
which appear t o  be competi t ive machines, f a i l e d  t o  e l i c i t  enough i n f o r -  
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PDP-9, which uses  an 18-b i t  word; a l l  have a b a s i c  cos t  i n  t h e  v i c i n i t y  
o f  $30,000. 
machines. There was a s c b s t a n t i a l  a t tempt  t o  organize t h e  programs f o r  
t h e  most e f f i c i e n t  use of  each machine's p e c u l i a r  qu i rks ,  so  t h e  i n t e r -  
n a l  o rgan iza t ions  of  t hese  programs, though i n  general  fol lowing t h e  flow 
c h a r t s  of Figures 1 - 3 ,  were o f t en  q u i t e  d i f f e r e n t .  
not  pressed  t o  t h e  l i m i t ,  bu t  w e  would be su rp r i sed  t o  f i n d  a program 
more than  a few microseconds f a s t e r  than  any repor ted  here .  Table I1 
gives  t h e  average time f o r  a s i n g l e  decoder computation on each o f  t h e s e  
machines, where t h e  frequencies  of t h e  d i f f e r e n t  move types were obta ined  
from t h e  !'long search" column o f  Table I .  
p a r a b l e  t imes f o r  some o t h e r  machines we have w r i t t e n  programs f o r ,  f o r  
comparison and general  i n t e r e s t .  
Sequent ia l  decoding programs were w r i t t e n  f o r  each of t h e s e  
Optimization was 
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Long Search 
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STUDY OF A SPECIAL-PURPOSE SEQUENTIAL DECODER 
In  t h i s  Appendix we repor t  the r e s u l t s  of  a prel iminary design s tudy  
of  a spec ia l -purpose  sequen t i a l  decoder capable of f a s t e r  opera t ion  than 
a small general-purpose computer, and q u i t e  s u f f i c i e n t  f o r  t h e  on - l ine  
needs o f  t h e  Pioneer program, but  by no means designed t o  do t h e  u l t i -  
mate i n  sequen t i a l  decoding. 
The b a s i c  parameters o f  t h e  design a r e  matched t o  t h e  Pioneer r e -  
quirements:  code r a t e  1 / 2 ,  cons t r a in t  l ength  about 25, 3 -b i t  quant iza-  
t i o n  o f  t h e  rece ived  l i ke l ihood  r a t i o s ,  and provis ion  f o r  opera t ing  with 
a d a t a  frame s t r u c t u r e  of  t h e  order  of 224 b i t s  long, with f ixed  words 
i n  t h e  frame and with a simple p a r i t y  check on seven-b i t  v a r i a b l e  words 
wi th in  t h e  frame. With these  parameters,  and using c u r r e n t l y  a v a i l a b l e  
components, it appears q u i t e  f e a s i b l e  t o  b u i l d  a machine which w i l l  pe r -  
form a decoding computation i n  1 microsecond. 
512 bps d a t a  completely i n  r e a l  time with no apprec iab le  degradat ion due 
t o  computation speed. (Even 100,000 bps d a t a  could be handled with some 
degrada t ion . )  
$10,000 and would occupy about 11 inches i n  a s tandard  r e l a y  rack. 
This  would permit decoding 
Such a machine would imply a ma te r i a l s  cos t  o f  about 
I t  should be noted t h a t  several  o f  t h e  design parameters are q u i t e  
f l e x i b l e ,  as w i l l  b e  seen from the  d e t a i l e d  d iscuss ions  below. 
length  o f  t h e  code i s  v a r i a b l e  a t  n e g l i g i b l e  c o s t .  
decreased r a t h e r  e a s i l y ,  with l i t t l e  change i n  t h e  b a s i c  organiza t ion  of  
t h e  machine, although a t  a no t i ceab le  c o s t .  The degree of  input  quan t i -  
z a t i o n  could be changed with minor des ign  changes; c h i e f l y  an expansion 
o f  t h e  word length  i n  t h e  core  memory, an inc rease  i n  metric t a b l e  s i z e s  
and perhaps some add i t iona l  cons t r a in t s  on t h e  t a b l e  design.  
and format can a l s o  be changed without any major e f f e c t  on t h e  design.  
slow machines, 
Cons t ra in t  
Code r a t e  could be 
Frame length  
Three speed regimes were considered i n  t h e  s tudy:  
with computation speeds of  10 us  o r  more; a medium-speed machine with 
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computation speed of  t h e  order  o f  a microsecond; and an In te r im Ultimate 
Machine, with t h e  f a s t e s t  poss ib l e  computation speed, perhaps 100 nano- 
seconds.  These speed breaks a r e  roughly determined by breaks i n  t h e  
speed of components: slow decoders by c l a s s i c  6-10 us  core  memories and 
d i s c r e t e  component l o g i c ;  medium by newer 0.6-1.5 us  core  memories and 
t h e  most common i n t e g r a t e d  c i r c u i t  l o g i c ;  I U M  by t h e  newest devices  and 
those  which continued t o  be announced during t h e  s tudy ,  i . e . ,  s c ra t ch -  
pad memories, p l a t e d  wire memories, mul t i -aper ture  memories, ECL l o g i c ,  
fas tes t  TTL l o g i c ,  e t c .  
The slow decoder was adjudged t o  be proper ly  t h e  f i e l d  f o r  sof tware  
on mass-produced general-purpose computers, and not  f u r t h e r  considered.  
Such decoding has  been d iscussed  e a r l i e r  i n  t h i s  r e p o r t .  V i r t u a l l y  t h e  
e n t i r e  e f f o r t  was placed on medium-speed decoders ,  where t h e  s tudy  would 
c a r r y  a high c r e d i b i l i t y  (and v a l i d i t y ) ;  IUM e f f o r t  was devoted t o  con- 
s i d e r a t i o n  of  d i r e c t i o n  of  design e f f o r t ,  subdiv is ion  t o  fas ter  and 
s lower s e c t i o n s ,  component surveys and follow-up, and s o  f o r t h .  
I n  t h e  fol lowing we s h a l l  f i rs t  cons ider  t h e  s t r u c t u r e  of t h e  medium- 
speed decoder i n  terms o f  i t s  major components, then  d i scuss  t h e s e  com- 
ponents and t h e i r  func t ions  i n  more d e t a i l ,  down t o  t h e  l e v e l ’ o f  c i r c u i t  
diagrams where appropr i a t e ,  and present  a t a b u l a t i o n  o f  ma te r i a l s  involved 
i n  i t s  cons t ruc t ion .  F ina l ly ,  we s h a l l  d i scuss  t h e  problem of  bu i ld ing  
much fas ter  decoders.  
Over-al l  S t r u c t u r e  and Charac te r i s t i c s  of  t h e  Decoder 
In  Appendix A o f  t h i s  r epor t ,  as well as i n  e a r l i e r  r e p o r t s ,  we have 
d iscussed  t h e  na tu re  of sequent ia l  decoding, and re ference  t o  those  d i s -  
cuss ions  w i l l  provide an appropr ia te  background t o  the  fol lowing d iscus-  
s i o n  where necessary.  
A ra te  1 / 2  s equen t i a l  decoder ope ra t e s  by making t e n t a t i v e  decoding 
dec i s ions ,  one by one, as it progresses  through t h e  da t a .  
track of t h e  l i ke l ihood  of i t s  over -a l l  dec i s ion  pa th ,  it can t e l l  when 
i t  has  probably made a f a l s e  dec is ion  and it then backt racks ,  as f a r  as 
necessary,  t o  f ind  b e t t e r  pa ths .  
depending upon t h e  amount o f  backtracking it must do. 
By keeping 
Thus i t s  amount of  computation v a r i e s ,  
In  o r d e r  t o  avoid 
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hanging up on an overwhelming number of  t r i a l s ,  when some p a r t i c u l a r l y  
bad rece ived  p a t t e r n  i s  being decoded, we u t i l i z e  t h e  frame s t r u c t u r e  
o f  t h e  d a t a .  Each new frame ( o r  s ~ m e  i n t e g r a l  number of  f rames) ,  t h e  
encoder i s  r e s e t  t o  a known p a t t e r n  ( e . g . ,  a l l  zeroes)  and t h e  decoder 
can s t a r t  a f r e sh  a t  t h a t  po in t .  
s o  t h a t  a frame i s  not  decoded fast  enough, t h e  decoder simply g ives  up, 
i n d i c a t e s  a nondecoded frame, and s t a r t s  a f r e sh  on t h e  next  frame. 
If t oo  many computations t ake  p l a c e ,  
A t  a decoding speed of l o 6  computations p e r  second, with a d a t a  r a t e  
o f  512 bps,  t h e r e  i s  an average of 2000 computations p e r  decoded b i t  
a v a i l a b l e .  This i s  enough t o  make t h e  p r o b a b i l i t y  o f  decoding f a i l u r e  
very small a t  reasonable  opera t ing  l e v e l s .  
The major components o f  t h e  decoder are shown i n  Figure 1.00. We 
he re  desc r ibe  t h e i r  o v e r - a l l  funct ions.  
w i i i  be  discussed l a t e r .  
How they  are r e a l i z e d  i n  d e t a i l  
The memory r ece ives  input  data  from t h e  r ece ive r  as s i x - b i t  words; 
t h r e e  b i t s  f o r  t h e  information b i t  l i ke l ihood  measure, and t h r e e  f o r  t h e  
p a r i t y  b i t .  The memory a l s o  s t o r e s  t h e  decoder dec i s ions ,  and they  are 
passed out  from t h e  memory t o  t h e  o u t s i d e  world a t  t h e  same speed as in -  
put  i s  rece ived ,  b u t  with a f ixed  de lay  equal t o  t h e  number of  bauds i n  
t h e  memory and t h e  r e p l i c a  encoder. 
A faster  memory i s  used as a b u f f e r  t o  s t o r e  t h r e e  words of  d a t a  a t  
any given t ime, one t h e  word being worked on, one t h e  previous word and 
one t h e  next  word. 
only a t  t h e  b a s i c  1 usec cyc le  of t h e  core  memory. 
t h e  cu r ren t  word i s  ava i l ab le  almost immediately. Thus, computation can 
s t a r t  without wai t ing  f o r  t he  comparatively long access  time o f  t h e  core  
memory. 
These words a re  s h i f t e d  and exchanged f o r  f r e s h  ones 
However, access  t o  
The Control Logic box can be thought o f  as dominating t h e  decoder. 
For a decoding computation it makes a hypothesis  as t o  t h e  information 
b i t ,  and then  feeds  t h a t  hypothesis t o  a dup l i ca t e  of  t h e  encoder which, 
u s ing  previous hypotheses as wel l ,  computes t h e  p a r i t y  a s soc ia t ed  with t h e  
information hypothesis .  The hypothesis ,  corresponding p a r i t y ,  and d a t a  
word ( s i x  b i t s )  are then  used t o  e n t e r  a Table Look-up which pu t s  out t h e  
me t r i c  increment corresponding t o  i t s  inpu t s .  This  e n t e r s  a Fast Adder, 
Input output 
Memory -- c 
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t h e  o t h e r  input  being t h e  Metric ( t o t a l  me t r i c  from previous d e c i s i o n s ) ;  
t h e  output  goes t o  t h e  Control Logic. Depending upon t h e  value o f  t h e  
metric p l u s  me t r i c  change, t h e  Control Logic decodes t o  move l a t e r a l l y  
( t r y  t h e  a l t e r n a t e  information hypothesis  f o r  t h a t  b i t ) ,  move ahead, o r  
move backward, i n  i t s  t r i a l s .  
The ove r -a l l  sequence o f  operat ions of  t h e s e  elements can be seen by 
cons ider ing  Figure 1.00 i n  conjunction with Figure 2 .00 ,  which i s  a con- 
densed vers ion  of  t h e  decoding algorithm. 
t a i l e d  flow c h a r t  o f  t h e  algori thm.)  The language used here  t o  fol low 
t h e  a lgor i thm t r e a t s  s epa ra t e ly  each log ica l  func t ion .  In  t h e  hardware 
machine, however, no s p e c i a l  command i s  needed t o  form p a r i t y ,  f o r  ex- 
ample, o r  t e s t  H=O.  
(Figure 10.00 gives  a more de- 
We s ta r t  by consider ing a forward move, en te r ing  Figure 2.00 a t  t h e  
p o i n t  l a b e l l e d  F. The f irst  s t e p  is t o  hypothesize a zero (H=O) f o r  t h e  
information b i t  and compute t h e  metr ic  change t h i s  impl ies .  The Control 
Logic makes t h e  hypothesis ,  i n s t r u c t s  t h e  r e p l i c a  encoder t o  compute 
p a r i t y  corresponding t o  a forward move with zero information b i t ,  and 
feeds  t h e  hypothesis  f o r  information, t h e  p a r i t y ,  and the  corresponding 
l i ke l ihood  r a t i o s  i n  t h e  d a t a  word i n t o  t h e  Table Look-up. The output  i s  
t h e  metric change, and t h e  adder forms t h e  sum o f  t h e  o ld  Metric with t h e  
change (A = M + M(DHP) i n  Figure 2.00, where M(DHP) means t h e  met r ic  
change corresponding t o  the  Data, Hypothesis and Pa r i ty )  . 
If t h e  adder  output  is p o s i t i v e ,  t h e  hypothesis  i s  accepted and we 
This  involves  pu t t ing  t h e  adder output  i n  t h e  Metric box move forward. 
as t h e  new metric, r i g h t - s h i f t i n g  t h e  hypothesized b i t  i n  t h e  encoder t o  
be ready f o r  t h e  next hypothes is ,  advancing the  counter  (N)  which t e l l s  
where we are,  and c a l l i n g  f o r  t h e  new d a t a  D ( N )  corresponding t o  t h e  next  
word. 
I f  t h e  adder output  i s  negat ive,  we t r y  a l a t e r a l  move, hypothesiz-  
The box in  t h e  algori thm l a b e l l e d  H=O tests t h a t  ing  an information one. 
we have j u s t  t r i e d  a zero.  
hypothesizing a one, i nve r t ing  p a r i t y  t o  f i t  t h e  hypothesis ,  and again 
computing t h e  metric change and t e s t i n g  it f o r  s i g n .  
we are happy and move forward, as be fo re .  
Since we have, we move upward on the  f i g u r e ,  






















I f  A had been negat ive  when we t r i e d  H = l ,  we could not accept  t h e  
Checking t h a t  H = O ,  we move back by hypothes is  and must move backward. 
l e f t - s h i f t i n g  t h e  encoder t o  b r ing  the previous decoded b i t  t o  t h e  f r o n t ,  
recover ing  t h e  p a r i t y  a s soc ia t ed  with i t ,  decreasing t h e  N counter  by 
one and c a l l i n g  f o r  D(N), t h e  previous d a t a  word. 
B i n  t he  algori thm. 
We a r e  then  a t  Point 
We compute t h e  me t r i c  change corresponding t o  t h e  DHP a v a i l a b l e  
( t h i s  was our  previously used metr ic  increment when we moved forward i n  
t h e  p a s t ) ,  s u b t r a c t  it from t h e  cur ren t  Metric, and examine t h e  s ign  of  
t h e  r e s u l t .  
p o s s i b l e .  The new met r ic  is  entered i n  Metr ic ,  and we r e t u r n  t o  t h e  H=O 
ques t ion  i n  t h e  algori thm. 
we w i l l  now t r y  a l a t e ra l  move, as be fo re .  I f  t h e  previous dec is ion  was 
a one, meaning t h e  l a t e r a l  has Seer! t r i e d  a l r eady ,  we w i l l  move backward 
aga in .  
t i v e ,  we add b 
t o  t h e  output  o f  t h e  Adder ( the  recomputed met r ic )  and p u t t i n g  t h e  r e s u l t  
i n  Metr ic ,  r i g h t - s h i f t i n g  t h e  encoder t o  compute p a r i t y  f o r  t h e  forward 
move, advancing t h e  N counter  and c a l l i n g  f o r  d a t a  D(N) and r e -en te r ing  
t h e  forward move a t  F. 
I f  t h e  r e s u l t  is  p o s i t i v e ,  we must t r y  a l a t e r a l  move i f  
If t h e  previous decoding dec is ion  was a zero,  
I f ,  on a backward move we f ind t h a t  t he  recomputed met r ic  was nega- 
t o  t h e  met r ic  and move forward. This involves  adding 
We have so  f a r  not  mentioned how we t ake  account o f  c o n s t r a i n t s  on 
t h e  message, such as known b i t s  within a frame o f  d a t a ,  o r  a simple p a r i t y  
c o n s t r a i n t ,  such as a seventh b i t  p a r i t y  sum on each s i x  b i t  word. 
c o n s t r a i n t s  are e a s i l y  taken care  of  i n  t h e  Control Logic which t r a c k s  
t h e  c o n s t r a i n t s  by t h e i r  known pos i t i on  i n  t h e  frame. 
mean t h a t  a t  a node where those b i t s  a r e  being decoded, t h e  information 
b i t  i s  forced t o  t h e  known value.  The opera t ion  i s  e s s e n t i a l l y  t h e  same 
as t h a t  discussed i n  Appendix A.  
hypotheses ,  we use only the  known va lue .  
by computing t h e  sum of the  decoded b i t s  involved i n  it and us ing  t h e  r e -  
s u l t  as t h e  s i n g l e  hypothesis  permit ted a t  t he  corresponding decoding 
node. 
These 
Fixed b i t s  simply 
Ins tead  of  t r y i n g  both "zero" and "one" 





















Design Considerat ions f o r  a Decoder 
In t h e  following s e c t i o n  w e  expiain some of  t h e  most c r i t i c a l  prob- 
lems t h a t  would ar ise  i n  the  course of t h e  design of  t h e  sequen t i a l  de- 
coder  and expla in  some s o l u t i o n s  t o  them. The s o l u t i o n s  are worked out  
i n  varying degrees o f  d e t a i l  as  necessary t o  show t h a t  t h e  d i f f i c u l t y  
i s  c l e a r l y  solved.  Where t h e  p r a c t i c a l i t y  o f  a p a r t i c u l a r  s ec t ion  of  t h e  
machine i s  involved,  t h a t  s e c t i o n  is  designed and t iming and wir ing  shown 
f o r  a commercial s e t  of  l o g i c  modules. 
t o  meet a d e t a i l e d  s p e c i f i c a t i o n  is thus  brought c l o s e r  t o  t h e  rou t ine  
problems of d i g i t a l  design.  
The design o f  an ac tua l  decoder 
The major e f f o r t  i s  appl ied  t o  t h e  c r i t i c a l  elements of  t h e  medium- 
speed machine o f  approximately 1 microsecond p e r  node dec is ion .  
o f  explana t ion  t h i s  i s  f i r s t  handled as a decoder t ak ing  a v a r i a b l e  time 
s l i g h t l y  over  1 microsecond on the average;  t h i s  i s  implied i n  Figure 13.00. 
There follow t h e  s p e c i f i c  complications needed t o  achieve a t ime of  ex- 
a c t l y  1 microsecond. 
For ease  
Most of  t hese  cons idera t ions  apply with equal  fo rce  t o  t h e  In te r im 
Ultimate Machine. However, t h e  l a s t  s e c t i o n  cons iders  some o f  i t s  pecu- 
l i a r  problems which a r e  i n  general  so lvab le  by minor development r a t h e r  
than  o f f - the - she l f  components. 
The Encoder 
The encoder c o n s i s t s  o f  a s h i f t  r e g i s t e r  with c e r t a i n  b i t  p o s i t i o n s  
connected t o  a mod 2 adder t o  compute a p a r i t y  b i t ,  as  shown i n  Figure 
4.00.  The incoming information i s  s p l i t  up, being sen t  out on t h e  chan- 
n e l  as wel l  as down t h e  s h i f t  r e g i s t e r .  For each channel information 
b i t ,  t h e  cu r ren t  s t a t e  o f  t h e  p a r i t y  i s  s e n t  out as the  p a r i t y  b i t .  A t  
t h e  beginning of  a coding block t h e  s h i f t  r e g i s t e r  i s  f o r c i b l y  s e t  t o  a 
f ixed  p a t t e r n  which may a s  wel l  be a l l  zeroes .  This  does not d i s r u p t  t h e  
flow o f  channel information b i t s  o r  i n t e r r u p t  t h e  p a r i t y  flow, but  t h a t  
f irst  p a r i t y  b i t  i s  computed a s  though t h e  cu r ren t  b i t  were what it i s  but  
a l l  previous b i t s  as f a r  back as the  r e g i s t e r  can hold them had been zero.  
The coding block s t r u c t u r e  i s  thus not  r e a d i l y  v i s i b l e  i n  t h e  stream. 





















coinc ident  with t h e  information block s t r u c t u r e ,  which i s  of a s u i t a b l e  
l eng th .  When t h e  decoder t a c k l e s  a branch a t  t h e  beginning of  an i n f o r -  
mation block, it s e t s  i t s  own h i s t o r y  r e g i s t e r  (of pas t  hypotheses) t o  
a l l  zeroes;  when it  is  forced back t o  t h a t  po in t  i n  a search f o r  good 
matching, it does t h e  same t h i n g .  Whatever e l s e  it may do about t h a t  
back search ,  it obviously never  c a r r i e s  back beyond t h e  f irst  b i t  o f  t h e  
information block. 
Decoding Act ion 
A compact form o f  t h e  decoding opera t ion  i s  shown i n  Figure 2 .00 .  
This  i s  c lose ly  r e l a t e d  t o  the  operat ion of t h e  machine, and may be used 
t o  follow t h e  ac t ion  i n  t h i s  desc r ip t ion .  The loca t ion  of t h e  d a t a  and 
t h e  computation r e s u l t s  may be followed i n  t h e  memory-encoder r e l a t i o n -  
s h i p  shown i n  Figure 13.00. Here t h e  memory i s  shown i n  r i n g  form. One 
should v i s u a l i z e  t h e  r i n g  as being s t a t i o n a r y ;  an address  number i s  as- 
s igned  permanently t o  each loca t ion  around t h e  r i n g ,  which has  s i x  b i t s  
f o r  s torage  o f  t h e  channel d a t a  and one b i t  f o r  s to rage  o f  a hypothesized 
b i t  o f  t h e  output  stream. 
Access t o  t h e  r i n g  is  of two kinds,  t h e  slow channel access  and t h e  
f a s t  node access. The channel input arrows i n d i c a t e  a slow r e g u l a r  pro- 
g re s s ion  around t h e  r i n g  (clockwise i n  t h e  drawing).  For each channel 
information baud, t h e  access  c l e a r s  out t h e  s i x  o l d  b i t s  l e f t  from t h e  
l a s t  passage of  t h e  channel access and writes i n  t h e  s i x  f r e s h  b i t s .  
t h e  same time t h e  output  arrow reads out t h e  hypothesis  b i t  which had 
been l e f t  t h e r e  f o r  it by t h e  node c i r c u i t  and wipes i t  o f f  t h e  memory. 
Since one memory opera t ion  i s  used f o r  both a c t i o n s ,  t h e  opera t ion  i n  
t h e  conventional core  memory i s  of t h e  type  known as READ-MODIFY-WRITE, 
so  t h a t  we read out 7 b i t s ,  losing t h e  s i x  o l d  channel b i t s  and sending 
t h e  hypothesis  b i t  t o  t he  decoder output ;  then  w r i t e  i n  an un re l a t ed  seven 
b i t  word cons i s t ing  of  t h e  s i x  f resh  channel b i t s  and a zero f o r  t h e  hy- 
p o t h e s i s .  
t h e  f a s t  ope ra t ions ,  about 1 usec.  A t  i t s  conclusion t h e  memory is  turned 
over  t o  t h e  node c i r c u i t  and w i l l  no t  be requi red  u n t i l  t h e  next channel 
b i t  e n t r y  t ime. A channel address counter  i s  updated one count,  ready 
A t  





















f o r  t h e  next  channel access ,  represented by t h e  channel arrows on Figure 
13.00 jumping one s t e p  clockwise.  
s t e a d i l y  progresses  around t h e  r i n g  leaving  a t r a i l  o f  channel d a t a  and 
p i ck ing  up hypothesized information b i t s  prepared s i n c e  t h e  last revolu- 
t i o n .  
Thus, t h e  channel access  slowly and 
Between t h e s e  b r i e f  channel operat ions t h e  node mechanism has con- 
t r o l  o f  t h e  memory and has  been swinging about t h e  r i n g  j i t t e r i n g  i n  
e i t h e r  d i r e c t i o n .  The s i x  channel b i t s  are consul ted  but  no t  a l t e r e d .  
A copy of t h e  encoder capable  o f  two-way opera t ion  l ays  i n  t h e  hypothesis  
when going forward (clockwise) ;  since t h i s  comes o f f  t h e  end of  t h e  reg- 
i s t e r ,  t h e  length  o f  t h e  r e g i s t e r  is i n  e f f e c t  added t o  the  s ize  of  t h e  
hypothes is  memory which i s  thus  longer than t h e  channel memory by t h e  
twenty-seven b i t s  i n  t h e  r e g i s t e r .  
de iay  a t  t h e  chaiifie? access between channel input  and corresponding hy- 
p o t h e s i s  ou tput . )  When progressing backward, t h e  H (hypothesis)  b i t  i s  
f e d  i n t o  t h e  end of t h e  r e g i s t e r  t o  r econs t ruc t  t h e  p a s t  s t a t e s  of  r e g i s -  
t e r  h i s t o r y .  The cyc le  f o r  forward opera t ion  i s :  READ seven b i t s  out of  
memory, ignor ing  H and s t o r i n g  the s i x  D (channel) b i t s  i n  s i x  l a t c h  c i r -  
c u i t s :  WRITE seven b i t s  cons is t ing  o f  t h e  o ldes t  H b i t  i n  t h e  r e g i s t e r  
and t h e  s i x  D b i t s  i n  t h e  l a t c h  back i n t o  D .  
READ H i n t o  t h e  end of t h e  r e g i s t e r  and D i n t o  t h e  l a t ches :  WRITE zero 
i n t o  H and t h e  s i x  D b i t s  back i n t o  D .  
(This determines t h e  cons tan t  t ime 
For r eve r se  opera t ion :  
A sepa ra t e  node-address counter  i s  used t o  con t ro l  t h i s  access ;  it 
i s  counted up o r  down a f t e r  each branch opera t ion  as t h e  algori thm de te r -  
mines t h e  d i r e c t i o n  of t h e  next node move. 
o f  t h e  channel-address counter  except t h a t  coincidence of t h e  address  in-  
d i c a t e s  overflow. 
t r a c k e r  i f  track i s  furnished ex te rna l ly ;  s ee  t h e  account o f  t h e  t r a c k e r . )  
This counter  i s  independent 
( A  poss ib l e  second except ion occurs  i n  t h e  block 
Memory S ize  Considerat ions 
The u t i l i z a t i o n  o f  t h e  memory by t h e  channel speed c i r c u i t s  and t h e  
node speed c i r c u i t s  is  shown i n  Figure 11.00. Here s t a r t i n g  from a common 
po in t  ( t he  most favorable  condi t ion ,  with node caught up t o  t h e  channel) 
t h e  node c i r c u i t  j i t t e r s  back and f o r t h  over a bad s e c t i o n ,  reaching i t s  
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maximum depth of  backsearch a t  a time when t h e  plodding forward progress  
o f  t h e  channel c i r c u i t  has brought it around t o  t h e  same p o i n t .  If we 
t a k e  as p r a c t i c a l  f i g u r e s  a channel r a t e  of  512 bps,  an al lowable back- 
sea rch  o f  50 branches involving 500,000 s e p a r a t e  branching dec is ions  a t  
1 usec  p e r  dec i s ion ,  then t h e  node c i r c u i t  w i l l  run back 50 addresses  i n  
500,000 useconds p e r  baud, 250 fresh addresses .  This unbalanced a l loca -  
t i o n  of  memory capac i ty  has caused these  two opera t ions  t o  be c a l l e d  Hare 
and T o r t o i s e  i n  t h e  i n t e r n a l  pro jec t  d i scuss ions .  
From t h e  s imula t ions  a memory s i z e  o f  256 words was judged adequate.  
Analyses made from t h e  viewpoint of bu f fe r ing  blocks (on the  common idea  
of  averaging out  t h e  e f f e c t s  of blocks which contain long searches)  r e -  
vea l  t h a t  add i t ion  o f  l a rge  amounts o f  memory y i e l d  almost no gain i n  
r e l a x a t i o n  o f  node speed f o r  a f ixed r a t e  o f  occurrence o f  overflow ("dis-  
ca rd  r a t e " ) .  
s u r e  t o  such searches .  
w i l l  meet t h e  same e f f e c t .  
o f  7 b i t s  each (probably 8 b i t s ,  t o  t h e  nea res t  s tandard core s i z e )  with 
a READ-MODIFY-WRITE cyc le  time of  1 usec.  
The e f f e c t  may be viewed as inc reas ing  the  machine's expo- 
Presumably t h e  b lock le s s  view of Figure 11.00 
This leaves us  with a core  memory of  256 words 
Tracking 
Acquis i t ion  and t r ack ing  o f  b i t  sync is  done on t h e  channel s t ream 
p r i o r  t o  t h e  decoder (as  a whole) by t h e  r e c e i v e r  c i r c u i t r y  which needs 
it t o  quant ize  t h e  output .  This b i t  sync i s  assumed t o  be furn ished  t o  
t h e  decoder,  o r  i f  n o t ,  i s  t r i v i a l l y  recovered. 
Block sync i s  not u t i l i z e d  by t h e  channel speed s e c t i o n  of  t h e  de- 
coder ,  which opera tes  as a t ransparent  f i x e d  de lay .  Block sync i s  u t i -  
l i z e d  by t h e  node speed c i r c u i t r y  where it i s  necessary f o r  coding recov- 
e r y  and he lp fu l  f o r  forc ing  charac te r  p a r i t y  onto t h e  convolut ional  par-  
i t y  estimates. Information from which block sync can be recovered is  
a v a i l a b l e  a t  both channel speed and node speed c i r c u i t s .  
b lock t r a c k e r  i s  operated a t  node-speed i n  t h e  form of a counter  updated 
t o g e t h e r  with t h e  node-address counter.  
Hence, t h e  
I f  block sync i s  recovered by t h e  r e c e i v e r ,  it w i l l  be  handed t o  
t h e  decoder a t  channel speed. I t  w i l l  be remembered t h a t  t h e  two speed 
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regimes a r e  connected only a t  overflow time. I n i t i a l  block sync could 
then  be handed over t o  t h e  node speed c i r c u i t  by maintaining t h e  over- 
f low coincidence (blncking backward t r a v e l  f o r  t h e  node c i r c u i t )  u n t i l  
t h e  f i r s t  block s t a r t  i s  encountered. 
Memory Tail  
When t h e  node c i r c u i t r y  is lagging almost t o  t h e  po in t  o f  overflow, 
us ing  channel b i t s  l a i d  down long ago and p u t t i n g  out hypothesized in -  
formation b i t s  j u s t  before  t h e  channel c i r c u i t r y  sucks them up, t h e s e  
information b i t s  a r e  comparatively unce r t a in  s i n c e  t h e  node c i r c u i t r y  may 
decide it wants t o  do a backsearch on them. 
t h a t  no b i t  be put  out by t h e  decoder which i s  not  a t  least  50 b i t s  behind 
t h e  node c i r c u i t  a t  t he  time it i s  put  ou t .  
a cons tan t  de lay  s h i f t  r e g i s t e r  at  channel speed added t o  t h e  channel 
speed memory output .  Logical ly  t h i s  i s  unnecessary s i n c e  any p a r t i c u l a r  
b i t  i s  simply i r revocably  committed t o  t h e  s h i f t  r e g i s t e r .  
a c t i o n  is  t o  omit t h e  s h i f t  r e g i s t e r  and t a g  t h e  r e s t  o f  t h e  block i n  
which an overflow occurs .  A suspect  b i t  pu t  out j u s t  i n  advance o f  t h e  
node c i r c u i t r y  w i l l  f i nd  i n  t h e  subsequent h i s t o r y  e i t h e r  t h a t  t h e  node 
c i r c u i t  w i l l  leave t h e  v i c i n i t y  and run on forward, i n  which case  t h e  
susp ic ion  is  disproved, o r  t h a t  the node c i r c u i t  w i l l  i n  f a c t  overflow. 
The dec is ion  t o  use  a s h i f t  r e g i s t e r  t a i l  depends only on whether t h e  
subsequent d a t a  handl ing can buf fer  a block t o  see  i f  it i s  f i n a l l y  tagged 
f o r  an overflow. 
One might v i s u a l i z e  a r u l e  
This could be implemented by 
An equiva len t  
Node I n t e r r u p t  
The core  memory has  a s i n g l e  access  poin t  which must be made a v a i l -  
a b l e  t o  two c i r c u i t s  each s t e a d i l y  clocked a t  d i f f e r e n t  ra tes .  Designs 
were considered f o r  a f ixed  ratio,  i n  which b i t  t r ack ing  a t  channel r a t e  
would a l t e r  a common c lock ,  preserving t h e  count of  a channel access  
every 2000 node accesses  ( for  512 baud i n p u t ) ;  and a l s o  f o r  an a l t e r n a -  
t i v e  asynchronous i n t e r f a c e  i n  which a channel demand f o r  access  would 
momentarily i n t e r r u p t  t h e  node access c i r c u i t s .  
have t h e  advantage t h a t  t h e  received baud r a t e  need not be s p e c i f i e d  t o  
The second method would 
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t h e  decoder.  
expected ope ra t ion ,  when even f o r  very long de lays  i n  response o f  a very 
remote v e h i c l e  t o  commands t o  change d a t a  rate t h e  time of  response i s  
accu ra t e ly  known a t  t h e  ground s t a t i o n .  The method thought t o  be b e s t  
f o r  s i m p l i c i t y  o f  design with in t eg ra t ed  d i g i t a l  c i r c u i t r y  was t o  run o f f  
a f i x e d  count o f  node accesses  and have node count i n t e r r u p t  i t s e l f .  The 
incoming channel access would allow another  cyc le  o f  node accesses .  
However, t h i s  was not considered a l a rge  advantage i n  t h e  
Timing Within Node C i r c u i t s  
Within t h e  node c i r c u i t r y  a processor  must e x t r a c t  d a t a  from t h e  
memory, come t o  a dec is ion  about the cu r ren t  information b i t  and decide 
whether t o  ask next  time f o r  t he  memory address  one count forward o r  one 
count backward from the  one l a s t  consul ted,  a l l  i n  time t o  be ready f o r  
t h e  next  access .  
g ra t ed  c i r c u i t  d i g i t a l  l o g i c  o f t e n  r e f e r r e d  t o  a s  5-megacycle c i r c u i t r y .  
This impl ies  t h a t  f l i p  f l o p s  can change and s e t t l e  through a few l e v e l s  
o f  g a t i n g  i n  time f o r  another  f l i p  f l o p  clock pu l se  200 nanoseconds la te r .  
A t y p i c a l  a c t i o n  i n  t h e  forward d i r ec t ion  can be followed from Figure 
2.00. After a forward access  t h e  encoder sec t ion  hypothesized a zero f o r  
I ( information)  and f i n d s  t h e  assoc ia ted  P ( f o r  p a r i t y )  based on t h e  h i s -  
t o r y  o f  I .  When it has been given t h e  t h r e e - b i t  d a t a  on t h e  Channel I ,  
it computes from t h a t  and t h e  hypothesized I t h e  corresponding I met r ic .  
S i m i l a r l y  i t  f inds  a metric f o r  P.  The sum of  these  i s  t h e  me t r i c  M f o r  
t h e  branch, shown i n  Figure 2.00 as M (DHP). I t  f i n d s  t h e s e  me t r i c s  from 
a look-up t a b l e  i n  t h e  form of a f ixed  network y i e l d i n g  t h e  seve ra l  b i t s  
r ep resen t ing  M when exc i t ed  with DI and H o r  Dp and P .  The r e s u l t i n g  
M (DHP) it then  adds t o  the  cumulative me t r i c  s to red  i n  a r e g i s t e r  t o  
y i e l d  t h e  p rov i s iona l  sum, A.  The tes t  i s  now made on t h e  p o l a r i t y  of A.  
If t h e  sum i s  s t i l l  p o s i t i v e ,  then t h e  zero i s  a success fu l  guess f o r  I ;  
t h e  p rov i s iona l  sum A i s  declared t o  be t h e  new va lue  of M, t h e  next  move 
is  c a l l e d  f o r  forward, t he  encoder r e g i s t e r  i s  s h i f t e d  r i g h t  f o r  t h e  next 
P t o  be prepared,  t h e  node address counter  is  clocked one count up. 
t h e  va lue  of  A i s  so l a rge  as t o  exceed A 
A. 
The C i r c u i t r y  for t h i s  processor  i s  t h e  common i n t e -  
I f  
, t h e  A i s  sub t r ac t ed  from 
This i s  accomplished simply by r e s t r i c t i n g  t h e  value of  A t o  a b inary  
I 
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number whose lowest d i g i t s  a r e  a l l  zeroes ,  so t h a t  a normalized value o f  
A i s  obta ined  by fo rc ing  t h e  highest  d i g i t s  o f  A t o  zero.  
of A was negat ive ,  then a t r i a l  i s  made from s c r a t c h  with t h e  value o f  I 
a t  one, and t h e  corresponding P .  To save time i n  determining P ,  t h e  
c i r c u i t  t akes  the  oppos i te  o f  t h e  f i r s t  P.  Thus I and P e n t e r  t h e  t a b l e  
through exc lus ive-or  r eve r s ing  c i r c u i t s ,  operated by a f l i p  f l o p  whose 
s i g n i f i c a n c e  i s  Normal o r  Reversed p o l a r i t y .  
i s  success fu l ,  t h e  I s h i f t  r e g i s t e r  p i cks  up t h e  reversed  I f o r  t h e  sec-  
ond s t a g e  of t h e  r e g i s t e r  t o  preserve t h e  r e s u l t  o f  t h e  dec i s ion .  
If the  p o l a r i t y  
If t h i s  reversed p o l a r i t y  
This  examination o f  a node cycle r evea l s  two major con t r ibu to r s  t o  
t h e  lapsed  t ime, t h e  look-up t a b l e  and t h e  adder.  
was c a r r i e d  out  i n  t h e  midst of a r ap id ly  changing technology o f  r e a d i l y  
a v a i l a b l e  material, as both of these func t ions  a r e  common bot t lenecks  i n  
d i g i t a l  systems and component manufacturers are busy i n  t h e s e  a reas .  
(The design o f  t h e  medium-speed sequent ia l  decoder i s  predica ted  on t h e  
use o f  r e a d i l y  a v a i l a b l e  components o f  r e a d i l y  p r e d i c t a b l e  behavior . )  
The design of  t h e s e  
S ize  of  t h e  Metr ic  
The speed of t h e  t a b l e  and of t h e  adder  depend heavi ly  on t h e  s i z e  
of  t h e  me t r i c  on which they  must  work. 
be ing  used midway i n  t h e  s tudy;  la ter  cons ide ra t ions  may reduce t h i s  
s l i g h t l y .  
me t r i c s  AM. The l a t t e r  funct ion i s  made up of A MI p lus  d Mp 
f o r  any branch, 
-16 f o r  t o t a l  disagreement between hypothesis  and channel sample. 
This s i ze  was der ived  from f i g u r e s  
The accumulated met r ic ,  M ,  i s  t h e  sum o f  many indiv idua l  branch 
These components run from + 1 / 2  f o r  a good agreement t o  
Hence, 
4 M  ranges from +1 t o  - 3 2 .  The r e s o l u t i o n  o f  AM i s  determined by 
t h e  smallest increment used f o r  ambiguous l e v e l s  near  zero;  it was de te r -  
mined t h a t  t h i s  region from zero t o  +1 be taken t o  t h e  nea res t  1/16, which 
r e q u i r e s  4 p laces  a f t e r  t h e  binary po in t  (analogous t o  decimal p o i n t ) .  
The range of 
i t ,  p lus  a s ign  b i t ,  f o r  a t o t a l  o f  10 p l aces .  
AM thus  r equ i r e s  4 p laces  a f t e r  t h e  po in t ,  5 p laces  a f t e r  
The accumulated M does not  grow over  t h e  whole block, f o r  i n  t h e  
p re sen t  a lgori thm (Figure 2.00)  we s u b t r a c t  A from a met r ic  which has 
success fu l ly  passed A i n  t he  forward d i r e c t i o n .  Here A is  taken as 
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16,  a l though f l e x i b i l i t y  f o r  changing A 
However, i f  t h e  node c i r c u i t  f i n d s  a decreas ing  M lead ing  t o  a v a l l e y  
d ipping  below zero ,  it r e t r e a t s  back Over t h e  h i l l  u n t i l  i t  senses  a 
nega t ive  region behind i t ,  adds A t o  t h e  M a t  t h a t  po in t  and runs over 
t h e  same ground, now increased  by A . I f  it s t i l l  cannot c ros s  t h e  
v a l l e y  on p o s i t i v e  l e v e l s ,  t h e  process i s  repea ted .  These back and f o r t h  
searches  occupy so  much time t h a t  an allowance of  50 nodes back was s e t  
f o r  a l l  f a c t o r s  a f f ec t ed  by them. The maximum s i z e  of  M i s  thus  s e t  by 
t h e  s ize  o f  t h e  h i l l  one can e leva te  by t h i s  method i n  a back search  of  
50 s t e p s .  Ten b i t s  before  t h e  binary po in t  were a l l o t t e d  f o r  t h i s ,  and 
of  course  it  must r e t a i n  4 b i t s  of. r e s o l u t i o n  a f t e r  t h e  b inary  p o i n t .  
The s i g n  b i t  i s  a 15th b i t  bu t  t h i s  i s  only an implied b i t ,  as M i s  a l -  
ways p o s i t i v e .  However, t h e  adder must use a 15th b i t ,  as AM has a 
s i g n  b i t .  Eence, !;e Reed a 1 5  place adder and a 10 b i t  t a b l e .  The speed 
of  t h e s e  elements was set  as a reasonable f r a c t i o n  o f  a 1 us cyc le  by r e -  
q u i r i n g  t h a t  each of  them f i n i s h  its opera t ion  wi th in  200 nanoseconds i n  
expec ta t ion  t h a t  a b a s i c  5 mc/s clock w i l l  be used. 
i s  r e t a i n e d  i n  t h e  des ign .  
Numerical Notation 
The va lue  of  AM may be p o s i t i v e  o r  nega t ive .  
added t o  M during forward progress  and sub t r ac t ed  from M t o  r e t r a c e  our 
s t e p s .  
o f  both p o l a r i t i e s ,  we adapted the two's  complement method of  ass igning  
va lues  i n  which negat ive  and p o s i t i v e  numbers form a continuous ser ies ,  
swept from most nega t ive  t o  most p o s i t i v e  by adding a f ixed  increment: 
These values  a r e  
To a i d  t h e  easy changeover from add i t ion  t o  s u b t r a c t i o n  of  values  
Sign and Absolute Value TWO'S Complement 
+ 1 0 00000 00001.0000 0 00000 00001.0000 
0 0 00000 00000.0000 0 00000 00000.0000 
- 1 1 00000 00001.0000 1 11111 11111.0000 
- 3 2  1 00001 00000.0000 1 11111 00000.0000 
A p o s i t i v e  met r ic  can be made negat ive  o r  a nega t ive  made p o s i t i v e  
f o r  s u b t r a c t i o n  on a r eve r se  path by i n v e r t i n g  a l l  t h e  d i g i t s  and adding 
t h e  sma l l e s t  increment, .0001. This process  would normally take a s  much 
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t ime as a f u l l  add i t ion ,  s i n c e  t h e  c a r r i e s  might propagate  t h e  f u l l  length 
o f  t h e  me t r i c .  Hence, when a metr ic  i s  t o  be sub t r ac t ed ,  i t  i s  used i n  
t h e  one’s  complement f o r  M ,  each d i g i t  being taken as inverse .  However, 
normal add i t ion  r u l e s  do not hold fo r  t h i s  form. Therefore ,  sub t r ac t ed  
metrics a r e  accompanied by a c a r r y  input t o  t h e  f irst  adder s t a g e ,  j u s t  
as c a r r i e s  a r e  used between s t a g e s ;  any propagat ion of  c a r r i e s  runs con- 
c u r r e n t l y  with those  o f  t h e  main addi t ion .  
The Table 
The input  t a b l e  could be  b u i l t  very simply i f  it were b u i l t  t o  ac- 
cept  a 4 b i t  input  ( 3  b i t s  o f  DI and 1 b i t  o f  I )  and put out a 10 b i t  
and put  out  10 b i t s  o f  This would 
lead  t o  excess ive  de iay  i n  t h i s  addition p r i o r  t o  t h e  t r i a l  add i t ion  of 
M y  o r  t o  excess ive  complexity i n  the adder by making it  accept  M ,  
and 
t a b l e  as one l a r g e  t a b l e  accept ing D 
o v e r - a l l  We examined t h e  t a b l e  i n  some d e t a i l ,  as 
with a l l  elements which could be  foreseen t o  l i e  on t h e  c r i t i c a l  time 
pa th .  
AMI; e n t r u s t  t h i s  t o  t h e  adder;  go back f o r  t h e  4 b i t s  of  D and P ,  P 
AMp; and l e t  t h e  adder add them. 
A M I ,  
AMp simultaneously.  F o r  t h i s  reason it was decided t o  run t h e  
I and P and y i e l d  t h e  10 b i t  I ’  DP,  
AM immediately. 
As it became obvious t h a t  high fan-out and fan- in  were important 
elements of  t h e  t a b l e ,  we d id  t h e  f irst  t r i e s  with DTL l o g i c  r a t h e r  than 
t h e  cheaper RTL. 
assumed. 
s t i l l  raging now as s t rong ly  as a t  t h e  beginning of  t h e  s tudy ,  we re- 
s t r i c t e d  ourse lves  t o  forms ava i l ab le  i n  t h e  commercial temperature range 
he rme t i ca l ly  sea led  f l a t  packs.  
30 nanoseconds maximum delay p e r  g a t e ,  with a fan-out o f  8. 
The c h a r a c t e r i s t i c s  of  t h e  F a i r c h i l d  930 s e r i e s  were 
To avoid t h e  controversy on t h e  r e l i a b i l i t y  of  t h e  DIP package, 
The l i n e  i s  usua l ly  quoted as leaving 
(Several  v a r i e t i e s  o f  Read-only Memories were inves t iga t ed  a s  an a l -  
t e r n a t i v e  f o r  t h i s  t a b l e  but  were t o o  expensive,  t o o  slow, o r  t oo  s p e c i a l .  
For t h e  medium-speed decoder rap id  a v a i l a b i l i t y  and p r e d i c t a b i l i t y  of  t h e  
components was considered primary. 
i n t e g r a t e d  diode b locks ,  MOSFET a r r a y s ,  mu l t i ape r tu re  memories, p l a t e d  
wire memories, and p r i n t e d  c i r c u i t  induct ion .  Some o f  t h e s e  were 
Among these  forms were core  memory, 
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considered more favorably f o r  t h e  main memory of  t h e  Ultimate Machine 
which was examined i n  l e s s  d e t a i l . )  
Severa l  methods of organiz ing  the memory were considered and sketched 
o u t .  If we t ake  an 8 -pa i r  input  (8 b i t s  p lus  t h e  i n v e r s e s ) ,  develop 256 
in te rmedia te  l i n e s  f o r  t h e  poss ib l e  v a r i e t i e s  of  i npu t ,  and fan t h e s e  
i n t o  10 output  l i n e s ,  we have a very fas t  device ( 3  ga te  l e v e l s )  bu t  with 
i l l e g a l  amounts of fan-out  (heavy load) and f an - in .  I f  we subdivide t h i s  
i n t o  two ha lves ,  each of fou r  b i t s  (one f o r  I and one f o r  P) y i e l d i n g  16 
v a r i e t y  l i n e s  each, then  combine these  i n  256 2-input ga tes  (each v a r i e t y  
l i n e  running 16 inpu t s  by being s p l i t  i n t o  2 I o r  P l i n e  d r i v e r s )  of  i n -  
v e r s e  p o l a r i t y ,  then  ga ther  t h e s e  i n t o  16-input NOR ga t e s  f o r  i nve r se  
p o l a r i t y  (normal NANDs) which are  double- inverted i n t o  another  rack o f  
NOR g a t e s  feeding t h e  t e n  output  l i n e s ,  we achieve a s t r u c t u r e  a t  once 
l a r g e  and slow. In f a c t ,  t h e  ma te r i a l  wmld equal t h e  cos t  o f  a core  
memory. 
Organizat ion by coincidence on a 16 x 16 mat r ix  would r e q u i r e  a ga te  
p e r  i n t e r s e c t i o n ,  with l a r g e  s i ze  and i l l e g a l  loading.  This o rgan iza t ion  
i s  t h a t  of  core  memories and reminds us t h a t  core  memories a r e  f e a s i b l e  
i n  t h a t  o rganiza t ion  only because o f  t h e  small c o s t  and i n t e r a c t i o n  of  
t h e  element a t  t h e  i n t e r s e c t i o n .  
The f i n a l  s o l u t i o n  took advantage of  t h e  ind iv idua l  na tu re  of  t h e  
t a b l e .  
y i e l d  16 v a r i e t i e s  of 
when a s soc ia t ed  with t h e  opposi te  assumption of  I ,  y i e l d s  t h e  same met r ic .  
Hence, we can combine a t  one poin t  (one mul t i - input  ga te )  a va lue  o f  D 
and I ,  and t h e  va lue  o f  t h e  oppos i te  DI and t h e  oppos i te  I .  Moreover, 
having done t h e  same f o r  P ,  we f ind  t h a t  t h e  f i n a l  met r ic  f o r  a high 
l i ke l ihood  I and low l ike l ihood  P i s  i d e n t i c a l  with t h e  metric f o r  t h e  I 
and P i n  exchanged l ike l ihoods ,  r a t h e r  l i k e  a commutative r u l e .  The i n -  
f luence  of  fan-out l i m i t a t i o n  even a t  8 i s  seen by t h e  r e s u l t a n t  s t r u c -  
t u r e ;  t h r e e  DI b i t  p a i r s  run 8 NAND ga t e s  f o r  D I ,  while t h r e e  Dp b i t  p a i r s  
run 8 NAND ga t e s  f o r  Dp;  each of t h e s e  16 ga te s  d r i v e s  4 i n v e r t e r s  f o r  DI 
o r  Dp;  each i n v e r t e r  ready t o  run 8 inpu t s .  
each run 4 i n v e r t e r s ,  each of which runs 4 i n v e r t e r s ,  each as I o r  P 
There are 8 v a r i e t i e s  o f  D I ,  each matched t o  2 values  o f  I t o  
I A M I .  However, t h e  mi r ro r  symmetric va lue  of  D 
I 
c 
The inputs  f o r  I ,  I ,  P ,  h 
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ready  t o  run 8 i n p u t s .  
va lues  of me t r i c ;  thus  t h e  same metr ic  i s  given by a #7 DI a s soc ia t ed  
wi th  I = 1 ( l i k e l y )  2nd a #8 D with P = 1 (very l i k e l y ) ;  o r  a #7 D I = 1, 
#1 D p ,  P = 0; o r  ad2D I = 0 ,  #1 D P = 0 .  
Another four  combinations a r e  represented by t h e  commutated case ,  begin- 
n ing  #8 DI, I = 1, # 7 D p ,  P = 1, f o r  a t o t a l  o f  8 cases .  Each of  t h e s e  
i s  a 4 input  NAND ga t e  fed by appropr ia te  values  of  D I ,  I ,  Dp.  
g a t e s  feed a g a t e  (used as NOR, with inve r t ed  inputs )  whose output  s i g n i -  
f ies  one o f  t h e  36 va lues  o f  metr ic .  Each of t h e s e  i s  run through an in-  
v e r t e r  and feeds t h e  10 NOR ga t e s  ga ther ing  terms f o r  t h e  10 b i t s  o f  t he  
me t r i c .  Eight of t h e  36 met r ic  gates  have only 4 input  condi t ions ,  as 
t h e i r  commutated arrangements are  unchanged; t h u s ,  f o r  example, #7 D I ,  
I = 1, #7 D p ,  P = 1, loca ted  on the diagonal  of  t h e  imaginary t a b l e .  
The l a s t  s t a g e  i n  t h e  development of  t h e  t a b l e  i s  shown i n  Figure 
9.00. 
i ng  t h e  i d e n t i c a l  cases  of ( f o r  example) #7 D 
t o  form a MI l e v e l .  These eight  A MI l e v e l s  combine with e i g h t  
reducing t h e  load on each of t h e  con t r ibu to r s ,  making t h e  load-sharing 
i n v e r t e r s  unnecessary.  The added 4 MI - 4 Mp l e v e l  does not add a 
l e v e l  of de lay ,  as it rep laces  the  fan out  i n v e r t e r s  i n  t h e  t iming sched- 
u l e .  
The c e n t r a l  p a r t  of t h e  t a b l e  has t h e  36 poss ib l e  
P I 
I’ P’  I ’  P’ I = 1, #8 D P = 1; o r  #2  D 
These 8 
Here a l a r g e  saving i n  t h e  fan-out was achieved by f i r s t  combin- 
I = 1 with # 2  D I ,  I = 0 I ’  
A Mp l e v e l s  a t  t h e  same s e t  o f  36 met r i c s ,  bu t  with fewer combinations 
The f i n a l  b i t  ga t e s  ga the r  t h e  s e t s  of  one’s  and zeroes  from t h e  
m e t r i c  l e v e l s  arranged i n  o rde r  of s i z e  on Figure 1007. These va lues  a r e  
somewhat a r b i t r a r y  he re  and were computed on s e t s  of  
as fol lows:  
A MI and A Mp 
I  AM^ Number  AM^ Value DI 
111 1 111 +0.5 
000 0 110 +0.4 
e t c .  101 +o.  1 
100 -0 .1  
011 -1 
010 - 3  
001 -6 
000 -U 6 
I 
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The r e s u l t a n t  AM values  run from +1 t o  -32 and form a 64-square 
a r r a y  whose corners  are +1, -15.5, -32, -15.5. Values are dup l i ca t ed  ex- 
cept  on t h e  diagonal  .A M, = A Mp. These values  were expressed i n  
b ina ry  form t o  t h e  nea res t  1/16 i n  two's complement form. Since t h e  36 
me t r i c s  occur  i n  inve r se  vo l t age ,  t h e  10 output b i t  ga t e s  a r e  NOR s t r u c -  
t u r e s .  
ou tput  i s  TRUE, 
d r i v e  a l l  10 outputs  as none o f  the me t r i c s  has a l l  o n e ' s .  
L 
If t h e  met r ic  has a 1 a t  a p a r t i c u l a r  b i t ,  we t i e  i t  i n  and t h e  
A met r i c  ga t e  with a fan-out of 8 i s  not c a l l e d  on t o  
Both t h e  output  b i t  and i t s  inverse a r e  made a v a i l a b l e  by the  use of  
We can t ake  advantage of  t h i s  necess i ty  t o  keep t h e  fan- in  
The b i t  ga tes  a r e  l imi t ed  t o  a fan- in  of  20 inpu t s .  
10 i n v e r t e r s .  
wi th in  l e g a l  l imits.  
Some of  t h e  b i t  p o s i t i o n s  have one 'srepresented a t  more than h a l f  o f  t h e  
36 me t r i c s .  For  t h e s e  b i t  pos i t i ons  we make t h e  meaning o f  t h e  b i t  ga t e  
a zero and ga ther  i npu t s  from t h e  met r ics  with zero a t  t h a t  p o s i t i o n .  
The fan- in  thus  cannot exceed 18 fo r  any t a b l e  and f o r  t h i s  t a b l e  does 
not  exceed 16. The b i t  ga t e  output i s  used in s t ead  o f  t h e  i n v e r t e r  out-  
pu t  and v i c e  versa .  
The output  of t h e  t a b l e  is used only f o r  add i t ion  i n  t h e  forward 
d i r e c t i o n  and only f o r  sub t r ac t ion  i n  t h e  backward d i r e c t i o n .  
con t ro l  from t h e  Forward-Backward f l i p - f l o p  i s  used t o  switch on t h e  s e t  
o f  b i t s  o r  t h e  s e t  o f  i nve r ses .  When inve r ses  are used,  t h e  func t ion  
Backward is  used as a c a r r y  input t o  t h e  f irst  adder s t a g e  t o  complete 
t h e  two's  complement process  of  inversion.  I f  t h e  t a b l e  had been i t s e l f  
arranged i n  one-complement fashion, so t h a t  a nega t ive  number t o  be added 
would need t h e  c a r r y  a s  wel l  a s  a p o s i t i v e  number t o  be sub t r ac t ed ,  t h i s  
would have been handled by t ak ing  t h e  c a r r y  b i t  f o r  t h e  adder from t h e  
s i g n  b i t  o f  t h e  t a b l e .  
Hence, t h e  
The speed of  t h e  t a b l e :  From t h e  t ime o f  d e l i v e r y  of  D from t h e  
memory, t h e  l o g i c  se t t les  through 6 g a t e  l e v e l s  i n  t h e  f i n a l  minimized 
t a b l e  t o  t h e  inve r se  me t r i c  b i t s .  The DTL 930 s e r i e s  proved t o o  slow t o  
make a 200 nsec dec is ion  ava i l ab le ,  d e s p i t e  t h e i r  i d e n t i f i c a t i o n  as 30 
nsec  maximum delay u n i t s ,  as they may t ake  up t o  80 nsec i n  t h e  p o s i t i v e -  
going d i r e c t i o n  when l i g h t l y  loaded. 
of t h e  ga t ing  i s  s p e c i f i e d  as t h e  Texas Instrument TTL l o g i c ,  7400 s e r i e s  
For t h i s  reason t h e  g r e a t e s t  p a r t  
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f l a t  pack i n  commercial temperature range. 
p r i c e ,  have a fan-out of t e n ,  and maximum delay o f  29 nsec.  The 7400 
g a t e s  cannot be connected i n  t h e  wired-or conf igura t ion  but  t h e  l i n e  has 
an equiva len t  i n  t h e  7450 and 7451 AND-OR-NOT, which s i m i l a r l y  allows 
t h i s  func t ion  t o  be performed a t  the 36 met r ic  ga t e s  with a s i n g l e  ga t e  
de lay .  Even before  t h i s  dec is ion  the  10 A M '  output b i t  ga t e s  were 
s p e c i f i e d  as TTL t o  ease  t h e  i n t e r f a c e  i n t o  t h e  adder which had concur- 
r e n t l y  developed i n t o  TTL log ic .  
10 
7400 s e r i e s .  (The Sylvania  SUHL TTL has  a high fan- in  gate but  i s  not  
compatible with t h e  7400 and information on t h i s  broad l i n e ,  whose ca t a -  
log ing  was r ecen t ly  revamped, was incomplete during t h e  s tudy . )  The DTL 
g a t e ,  s p e c i f i e d  on t h e  drawing with t h e  T . I .  numbers 15830 and 15833 f o r  
un i formi ty ,  i s  t h e  commercial range f l a t  pack. External load r e s i s t o r s  
are added t o  b r ing  t h e  worst delay t o  35 nsec.  The ne t  de lay  i s  180 nsec 
t o  
Forward dec is ion .  
These a r e  competi t ive i n  
The s o l e  remaining DTL l o g i c  i s  a t  t h e  
A M  ga te s  which r e q u i r e  a l a r g e r  fan- in  than  is  a v a i l a b l e  i n  t h e  
A M' b i t s  from a r r i v a l  of D from memory, o r  29 nsec from Backward- 
Adding A 
When A i s  added in s t ead  of a met r ic ,  it always happens on a back- 
ward move, when a t r i a l  sub t r ac t ion  of  t h e  met r ic  would have given a 
nega t ive  M. 
forward move, which must t he re fo re  be l e s s  than  + l .  
ways be s p e c i f i e d  t o  be l a r g e r  than + 1 ,  t h e  M from which t h e  t r i a l  i s  
made i s  l e s s  than  
a l l  zero.  The low d i g i t s  of  A a r e  a l l  zero,  and s o  genera te  no ca r -  
r i e s  on t h e  add i t ion .  
proach t o  add A by fo rc ing  the  appropr ia te  b i t  o f  M t o  a 1, bypassing 
t h e  adder and avoiding having t o  f i t  t h i s  process  i n t o  t h e  same inpu t s  
as t h e  t a b l e  usua l ly  occupies .  
a design involving another  l eve l  of  ga t ing ,  with a t t endan t  de lays  f o r  
t h e  normal t a b l e  opera t ion .  
t h e  t a b l e  t h a t  such t r i v i a  a s  gat ing of a l t e r n a t i v e s  o r  coming out with 
t h e  c o r r e c t  p o l a r i t y  a r e  r e a l l y  major elements of t h e  des ign .  
The t r i a l  sub t r ac t ion  i s  of a met r ic  o r i g i n a l l y  added on a 
w i l l  a l -  Since A 
A . Hence, the higher  b inary  d i g i t s  of  M a r e  then  
With A a power o f  2 ,  it would be a simple ap- 
The danger of such f i t t i n g  would come i n  
I t  can be seen from t h e  design h i s t o r y  o f  
The 
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ope ra t iona l  problem i n  fo rc ing  only t h e  A 
backing down t o  t h e  beginning o f  a block. 
down t o  t h i s  po in t  more than once t z  c l e z r  a deep va l l ey  i n  t h e  M se-  
quence. 
l a r g e r  than  A . The fo rc ing  approach would then  r e q u i r e  t h a t  an a r t i -  
f i c i a l  reg ion  behind t h e  f i r s t  b i t  o f  t h e  block be en te red ,  s u b t r a c t i n g  
out  A i n s t ead  of  any metric on back moves, fo rc ing  A on t h e  t u r n -  
around, and adding A 
This  a r t i f i c i a l  me t r i c ,  however, i s  what we had been t r y i n g  t o  avoid.  
The s o l u t i o n  was o f fe red  by the  AND-OR-NOT s t r u c t u r e  of t h e  7400 l o g i c  
which al lows us t o  r ep lace  t h e  output b i t s  of t h e  met r ic  t a b l e  with t h e  
va lue  o f  A 
corporated i n t o  t h e  output  
except a fo rce  t o  1 s:: t 5 e  !?TL gate of  t h e  9 th  b i t ,  f o r  a A value of 
+16. 
d o t t e d  connection, i n  case o t h e r  values of  A 
+8 would be handled s i m i l a r l y  a t  the 8 t h  b i t ;  smaller va lues  would be 
forced  a t  t h e  TTL me t r i c  i n v e r t e r  as these  b i t s  gathered one ' s  r a t h e r  
than  zeroes  from t h e  36 metr ic  l eve l s .  The add i t ion  of  then would 
proceed i n  normal fash ion  from the t a b l e  outputs .  
i n p u t :  93 nsec.  The component count i s  15 7400, 16 7420, 10 7450, 
9 7451, 5 15830, 14 15833 and 5 7460, f o r  75 ch ips .  
b i t  t o  one would come on 
Here one may have t o  back 
On t h e  subsequent addi t ions  one i s  dea l ing  with a remainder 
as an a r t i f i c i a l  met r ic  on t h e  forward moves. 
without i ncu r r ing  another ga t e  de lay .  This func t ion  i s  in-  
d M '  ga tes  i n  Figure 9.00, with a l l  zeroes 
An otherwise unnecessary gate i s  shown a t  t he  n i n t h  b i t ,  with a 
a r e  requi red .  A value of  
Time from Add 
The Adder 
Binary numbers may be added slowly by running t h e i r  b i t s  s e q u e n t i a l l y  
i n  corresponding p a i r s  through a one-stage f u l l  adder,  r e t a i n i n g  any car -  
r ies u n t i l  t h e  next p a i r .  The f a s t e s t  r a t e  a v a i l a b l e  pe r  b i t  i s  t h e  s e t -  
t l i n g  time of t h e  c a r r y  which i s  convent ional ly  3 ga te  l e v e l s .  Any a t -  
tempt t o  speed t h e  process  up by us ing  as many adder s t a g e s  as  b i t s  and 
h i t t i n g  them i n  p a r a l l e l  i s  completely defea ted  by t h e  n e c e s s i t y  f o r  
l e t t i n g  some carries r i p p l e  down t h e  adder .  1 
l I f  a v a r i a b l e  t ime i s  permissible ,one may b u i l d  an end-of-r ipple  ind ica-  
t o r  t o  allow opera t ion  t o  continue whenever t h e  add i t ion  i s  complete. 
t h e  long run one averages a r i p p l e  time of  
f o r  t h i s  problem, about 348 nsec TTL o r  perhaps '660  nsec DTL. Not only i s  
t h i s  average t o o  l a r g e  but  t h e  va r i ab le  add i t ion  t ime was f e l t  t o  be inap-  
p r o p r i a t e  f o r  t h e  r e s t  of t h e  c i r c u i t r y  being planned. 
Over 
s t ages  o r  about 4 adder s t ages  
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The l i t e r a t u r e  i s  f u l l  of so lu t ions  t o  t h i s  c l a s s i c  problem, going 
back t o  Babbage. 
s t anda rd  speed I .  C ,  modules and cons t ruc t ion :  
Only two seemed capable of 200 nsec opera t ion  with 
a)  A two-pulse adder us ing  redundant mult i -valued no ta t ion  which 
would need t r a n s l a t i o n  t o  s ing le-va lued  form f o r  any reasonable 
t a b l e  look-up, t h e  t r a n s l a t i o n  t ak ing  t h e  form of  a conventional 
adder .  Because of t h e  frequent t r a n s l a t i o n s ,  t h i s  would be use- 
less.  
The use o f  s p e c i a l  high-speed c i r c u i t r y  t o  bypass t h e  c a r r y  
wi th in  t h e  adder s t a g e .  We lacked t h i s  f l e x i b i l i t y ,  using 
a v a i l a b l e  forms. 
b) 
The problem is  eased by t h e  f ac t  t h a t ,  from t h e  algori thm on Figure 
2.00,  only t h e  s i g n  o f  t h e  answer need be known before  t h e  dec is ion  i s  
made t o  re -access  t h e  memory. 
subsequent e n t r y  of  t h e  answer A as  t h e  permanent M can be c a r r i e d  out 
while  t h e  memory i s  g e t t i n g  access t o  t h e  next  node. 
an a n t i c i p a t i o n  network capable of f o r e c a s t i n g  t h e  s ign  of A i n  87 nsec 
a f t e r  a me t r i c  i s  presented ;  t h e  adder would use a system o f  c l u s t e r i n g  
s t a g e s  by S ' s ,  a n t i c i p a t i n g  t h e  carry of a c l u s t e r  and propagat ing t h e  
c a r r y  down t h e  c l u s t e r .  
I f  t h e  s ign  is  known, t h e  add i t ion  and 
Hence, we designed 
Approximate time t o  the  sum A was 435 nsec.  
A t  t h i s  po in t  i n  t h e  s tudy ,  t h i s  work was obsole ted  by Texas I n s t r u -  
ments' announcement of a set  o f  f a s t  adder ch ips ,  using t h e  method b) 
above, a l l  performed within t h e  chip f o r  s eve ra l  s t a g e s .  The 4-s tage 
7483 was a v a i l a b l e  only i n  the  D I P  package but  t h e  2-s tage 7482 i s  a v a i l -  
a b l e  i n  f l a t  pack, and y i e l d s  t h e  second s t a g e  c a r r y  fas ter  (from an in -  
put  car ry)  than a s i n g l e  b i t  delay.  This  was worked i n t o  t h e  form shown 
on Figure 8.00, where time t o  the  last  b i t  i s  204 nsec and t h e  ca r ry  i s  
speeded up s l i g h t l y  by t h e  ga t ing  network t o  be a v a i l a b l e  a t  193 nsec.  
The form of t h i s  ga t ing  network may be followed from t h e  f a c t  t h a t  t h e  
t h e  same as' i ts  s ign  b i t .  
A M  input  has a l imi ted  range so t h a t  i t s  high o r d e r  b i t s  a r e  simply 
The f i r s t  s t a g e  and c a r r y  input  of  t h e  7482, 
~~ ~~ ~ 
'This "same" convention was chosen s o  t h a t  t h e  nega t ive  s ign  f o r  t h e  
t a b l e  would be a 1, a v a i l a b l e  fo r  use a t  t h e  f i r s t  ca r ry  input  i n s t ead  of 
BACKWARD if a one ' s  complement t ab le  was decided on,  
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running t h e  fas t  c a r r y  c i r c u i t r y ,  represent  fou r  normal loads,  which 
r e q u i r e s  t h e  double i n v e r t e r  on t h e  
f ed  t o  the M i a t c h  c i x u i t s ;  i f  it i s  decided t o  set  M = A,  t h e  M clock 
i s  a c t i v a t e d .  
A MS i npu t .  The output A b i t s  a r e  
P a r i t y  Generation 
The 15 p a r i t y  terms a r e  shown i n  Figure 4.00. A p a r i t y  of 1 i n d i -  
c a t e s  an odd number o f  1 terms. One could have a number of  ga t e s  of 15 
i n p u t s ,  showing t h e  one way o f  having 15 l ' s ,  t h e  210 ways o f  13 1 's  and 
2 O ' s ,  e t c . ,  a l l  OR'd toge the r ,  but t h i s  i s  not  only a huge number of  
g a t e s  but r equ i r e s  a fan- in  of  15 a t  t h e  f i rs t  l e v e l  and a monstrous fan-  
i n  a t  t h e  OR. On subdividing t h i s  s t r u c t u r e ,  we f i n d  t h a t  ga ther ing  terms 
by 4 ' s  s t i l l  r equ i r e s  t o o  b i g  a fan- in  a t  t h e  OR. 
good f an - in  and acceptab le  loading on t h e  source .  
Gathering by 3 ' s  g ives  
The ga t ing  used f i r s t  ga thers  up t h e  p a r i t y  i n  3 terms. There a r e  
5 such p a r i t i e s  developed. Using the  TTL AND-OR-NOT form, they  t ake  only 
1 g a t e  de lay ,  29 nsec.  We ga the r  up an even number of  ones f o r  t h i s  form, 
s i n c e  t h e  ga t e  then  i n v e r t s  t h e  answer. Using t h e  p a r i t y  and p a r i t y  from 
t h e s e  first l e v e l s ,  we r epea t  t h e  process  a t  2 second l e v e l s  where we 
develop t h e  p a r i t y  of  t h e  f i r s t  three p a r i t i e s  and t h e  p a r i t y  of  t h e  l a s t  
2 p a r i t i e s .  In  o rde r  t o  avoid the  delay of  an i n v e r t e r  t o  ge t  parity, w e  
d u p l i c a t e  t h e  p a r i t y  s t r u c t u r e  f o r  i nve r se  inpu t s  t o  ge t  even p a r i t y ,  
which i s  p a r i t y .  The second t o t a l  de lay  i s  87 nsec t o  t h i s  p o i n t ;  t h e  
r e s t r i c t i o n s  on t h e  design having been t o  minimize t h e  number of  succes- 
s i v e  l e v e l s  and t h e  number of  inputs  p e r  g a t e ,  r a t h e r  than t h e  more usual  
t o t a l  number o f  inputs  o r  t o t a l  number of  g a t e s .  
For loops i n  which the  f i r s t  hypothesis  f o r  H i s  unsuccessful  and 
we must r eve r se  i t ,  we wish t o  avoid t h e  process  of  s e t t i n g  t h e  r e v e r s a l ,  
having it take effect  a t  H ,  and then l e t t i n g  t h e  r e s u l t  r i p p l e  down t h e  
87 nsec genera tor .  
P ,  so  t h a t  we can save time by applying t h e  r e v e r s a l  t o  P i t s e l f .  This 
is  shown ( i n  Figure 14.00) by making r e v e r s a l  one of  t h e  inpu t s  t o  t h e  
t h i r d  l e v e l  of t h e  genera tor .  
The r e s u l t a n t  P i s  always t h e  reverse  of  t h e  i n i t i a l  
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Speed of t h e  Algorithm 
The cons idera t ion  o f  t he  medium-speed decoder was a t  t h i s  po in t  
d iv ided  i n t o  two s d x e c t i o n s ;  f i r s t ,  a s impler  system us ing  t h e  n a t u r a l  
access  time of t h e  core  memory, and leading  t o  a v a r i a b l e  node t ime 
averaging s l i g h t l y  i n  excess of 1 microsecond; and second, a f a s t  access  
system holding a l l  node t imes t o  exac t ly  1 microsecond. Timing o f  t h e  
n a t u r a l  system i s  examined f i r s t .  
The memory was assumed t o  be  one which has a b a s i c  cyc le  of 900 
nsec ;  1000 nsec cyc l ing  i n  t h e  READ-MODIFY-WRITE mode; and 350 nsec ac- 
c e s s  time (one o f  t h e  advantages of t h e  f a s t  access  system i s  t h a t  t h e  
n a t u r a l  access  time ceases  t o  be an important parameter) .  
he re  i s  t h e  E lec t ron ic  Memories Nanomemory 900. 
The model 
We assume i n i t i a l l y  a b a s i c  clock ra te  of 5 mc. Not every 200 nsec 
PGA IVU h2s a clock pu l se  output ;  for  example, t h e  t a b l e  feeds i n t o  t h e  
adder  without t h e  necess i ty  of  clocking. A t  350 nsec ,  D i s  a v a i l a b l e  
from t h e  memory f o r  app l i ca t ion  t o  t h e  t a b l e ,  asynchronously. I and P 
are a l r eady  present  t h e r e ;  no te  t h a t  t h e  speed of  P genera tor  i s  not 
c r i t i c a l  i n  t h i s  a p p l i c a t i o n  a s  long a s  i t  i s  less than t h e  access  time. 
A t  530 nsec 
A t  752 nsec A has been gated w i t h  o t h e r  appropr i a t e  f a c t o r s  and is 
ready f o r  a dec i s ion .  
A M i s  ready. The s ign of  A ,  AS, is  ready a t  723 nsec.  
S 
If t h e  first t r y ,  H = 0,  i s  successfu l ,  t h e  4 th  clock pu l se  a t  800 
nsec i n t e r r o g a t e s  t h e  dec i s ion ,  which i s  f o r  a forward access  and r i g h t  
s h i f t .  This i s  a t r u e  p u l s e .  The pu l se  w i l l  pass  t h e  ga t e  and l a s t  from 
829 t o  849 nsec;  i t s  t r a i l i n g  edge s h i f t s  t h e  H r e g i s t e r  which i s  s e t t l e d  
down by 899 nsec.  A t  t h e  same po in t ,  t h e  memory address  counter  has s e t -  
t l e d  t o  i t s  new va lue .  M has  been s e t  t o  equal t h e  t r i a l  me t r i c  A ,  and 
i s  a l s o  ready by 929 nsec.  The new value of  H i s  au tomat ica l ly  zero,  by 
t h e  s h i f t i n g  process .  A t  1000 nsec t h e  new memory access  i s  i n i t i a t e d  
aga in .  Meanwhile, t h e  D values  were r e w r i t t e n  i n t o  t h e  memory and t h e  
o l d e s t  value o f  H w r i t t e n  i n  by a gated pu l se  from 429 t o  592 nsec as r e -  
qu i r ed  by t h e  core memory. (The c i r c u i t  needn ' t  wait f o r  t h e  dec i s ion  on 
H ,  as it i s n ' t  t h e  cu r ren t  va lue  t h a t  i s  en tered  i n t o  memory bu t  t h e  o ld-  
e s t  b i t  from t h e  las t  forward node ope ra t ion . )  
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If t h e  t r y  H = 0 i s  unsuccessful ,  t h e  4 th  clock a t  800 w i l l  not 
s h i f t  bu t  w i l l  i n i t i a t e  t h e  reverse  I and P examination. The new H w i l l  
be ready a t  858: A a t  1231, gated a t  1260, i n t e r roga ted  by t h e  #7 pu l se  
a t  1400 and t h e  memory addressed again by t h e  #8 pu l se  a t  1600. Since 
t h e  H = 0 case  cycled i n  1000 nsec,  t h e  average node time on a forward 
s t e p  i s  1 . 3  microsecond. 
S 
To improve t h i s  time, we may vary t h e  clock frequency t o  t a k e  advan- 
t age  o f  t h e  long pauses with d a t a  ready before  t h e  clock s t r ikes .  
need not  r e s t r i c t  ourse lves  t o  addressing i n  1 microsecond f o r  H = 0 if 
thereby  w e  can lower t h e  average time by speeding up t h e  H = 1 cyc le .  
We c a l l  opera t ion  a t  5 mcps mode 2 :  
0 a t  #5, i n t e r r o g a t i n g  1 a t  #7 and addressing 1 a t  #8. Resul ts  of some 
o t h e r  modes a r e  given below. These a r e  f o r  t h e  f a s t e s t  clock r a t e  pos- 
s i b l e  f o r  t h e  p a r t i c u l a r  mode; a slower r a t e  i n  each mode w i l l  merely 
inc rease  t h e  cyc le  time i n  d i r e c t  proport ion t o  t h e  clock per iod .  
We 


























































Other modes a r e  poss ib l e ,  and t h i s  i s  not a 
of 125 nsec i s  perhaps hazardously s h o r t ,  so  
Try Address 





















complete sea rch .  A per -  
t h a t  t h e  mode 4 i s  per-  
haps t h e  optimum. 
no te  t h a t  i f  t h e  memory could be recycled i n  924 nsec,  t h e  clock r a t e  o f  
mode 4 could be used i n  mode 3, with an average forward cyc le  time of 
1155 nsec.  






















Cycle t imes f o r  Backward moves w i l l  average s l i g h t l y  longer ,  owing 
t o  t h e  moves i n  which we move back on an o ld  zero ,  f a i l  t o  ge t  AS nega- 
t i v e ,  must s e t  M = A and then  t r y  1; f a i l  again and cont inue backward. 
S e t t i n g  of M = A runs concurren t ly  with t r i a l  o f  1. 
not  been ca l cu la t ed  but  w i l l  run perhaps 100 nsec longer .  The average 
time ove r -a l l  w i l l  be c lose  t o  t h e  averages of  backward cyc le  t imes and 
forward cyc le  times ( f o r  t he  high e r r o r  ra tes  under d iscuss ion)  s i n c e  
t h e  node c i r c u i t  w i l l  spend most i f  i t s  t ime i n  long forward o r  long 
backward searches ,  with few reve r sa l s  of d i r e c t i o n  and only s l i g h t  forward 
b i a s  (from s imula t ion  r e s u l t s ) .  
These f i g u r e s  have 
Medium-Speed, Fast-Access System 
We can hold t h e  cyc le  time of t h e  medium-speed decoder t o  exac t ly  
m e  microsecond by doing away w i t h  t h e  e f f e c t  o f  t he  long access  t ime t o  
t h e  memory. Figure 12.00 shows the r equ i r ed  arrangement f o r  channel b i t  
access .  An immediate access  sec t ion ,  i . e . ,  about 70 nsec,  i s  used as a 
"hot memory.11 This c o n s i s t s  of  th ree-s tage  s h i f t  r e g i s t e r s ,  s i x  ab reas t .  
The c e n t r a l  stages are t h e  cur ren t  D .  
s h i f t  so  t h a t  Dn+l s h i f t s  t o  cen te r ,  Dn t o  t h e  r i g h t  s t ages ,  and Dn - 
wiped. 
write t ime t h e  memory accepts  D 
j u s t  vacated by D 
memory r i n g .  
number i s  simply an address ,  and not t h e  i d e n t i f i c a t i o n  of  a branch. 
t h e  search  cont inues  forward, t h e  looped connection t o  t h e  hot  memory 
s l i d e s  around t h e  r i n g ,  with t h e  bulge o f  t h r e e  nodes maintained up t o  
d a t e  wi th in  i t ,  g iv ing  Figure 12.00 t h e  appearance o f  an orange being 
swallowed by an o s t r i c h .  
A t  address  t ime t h e  hot r e g i s t e r s  
i s  
A t  access  t ime t h e  memory pu t s  Dn+2 i n t o  t h e  l e f t  s t a g e s .  A t  
from t h e  r i g h t  s t a g e s ,  i n t o  t h e  cores  n 
The hot memory i s  thus  i n  s e r i e s  with t h e  main n+2' 
The process  makes it unusual ly  c l e a r  t h a t  t h e  core  address  
A s  
The p a r i t y  genera tor  t iming now becomes a c r i t i c a l  item. A small 
hot  memory is  cons t ruc ted  f o r  t h i s  i n  t h e  form of  a p a r i t y  generator  pre-  
pa r ing  p a r i t y  f o r  t h e  next move if  forward and one prepar ing  what it 
would be i f  backward. 
t h e  memory address  time. 
components. 
P a r i t y  i t s e l f  is then  picked up i n  a f l i p - f l o p  on 
For  backward moves t h e  o l d  H i s  one of t he  
A new Forward-Backward l eve l  must be added t o  t h e  p a r i t y  
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ga t e s  br inging  t h e  time t o  116 nsec,  bu t  t h i s  i s  now not  c r i t i c a l  i n  t h e  
1000 nsec cyc le .  
With t h e  s e r i e s  h o t  memory two complete t a b l e  lookup and adder opera- 
t i o n s  may be  f i t t e d  i n t o  t h e  1000 nsec cyc le .  
been worked out bu t  any small  i n t e r f e rence  i n  clock spacing can be over- 
come by t h e  following modi f ica t ion .  
g a t e s .  
Reverse connections from mirror  image met r ic  g a t e s .  This w i l l  slow up 
t h e  i n i t i a l  t r i a l  of  H = 0 bu t  g r e a t l y  speed up t h e  process  of  then  f ind -  
ing  t h e  metric f o r  H = 1. 
more time margin but  i s  unnecessary. 
Detai led t iming has  not  
Break t h e  t a b l e  a t  t h e  36 me t r i c  
Add a l e v e l  of  ga t ing  t o  provide Normal connections as drawn and 
The use  o f  s epa ra t e  t a b l e s  would y i e l d  even 
Estimate of Material f o r  Medium-SDeed Fast-Access Decoder 
The fsl?zwir?g si-immary shows estimated value of t h e  memory and o f  t h e  
i n t e g r a t e d  c i r c u i t s  f o r  t h e  decoder. The i n t e g r a t e d  c i r c u i t  estimates 
are known with some p rec i s ion  f o r  t h e  adder,  t a b l e ,  and p a r i t y  ga t ing  
s i n c e  these  were i n v e s t i g a t e d  i n  d e t a i l  as i tems of  c r i t i c a l  t iming.  
The p a r i t y  ga t e  o f  Figure 14 is doubled on t h e  summary t o  r ep resen t  t h e  
double choice a v a i l a b l e  f o r  the  next move i n  t h e  r ap id  access  scheme. 
The asterisks f o r  7451 c i r c u i t s  i nd ica t e  t h a t  spare  c i r c u i t s  are a v a i l -  
a b l e  f o r  t hese  func t ions  from 7450's i n  o t h e r  s e c t i o n s ;  no 7451's a r e  
a c t u a l l y  used. Current Texas Instrument p r i c e s  a r e  used, but  i tems s i m i -  
l a r  t o  t h e  15800 l i n e  a r e  widely ava i l ab le .  The summary uses p r i c e  
breaks f o r  t h e  q u a n t i t i e s  ind ica ted  f o r  one decoder.  
The memory ind ica t ed  follows t h e  s i z e  o f  a s tandard  3C memory of  
similar capac i ty ,  bu t  t h e  p r i c e  ind ica ted  i s  intended t o  represent  a gen- 
eral  c l a s s  of  1 microsecond memories and i s  not based on a formal quote 
from any manufacturer (we a r e  awaiting t h e s e ) .  
The cos t  of packaging t h e  in t eg ra t ed  c i r c u i t s  may be est imated based 
on t h e  common arrangement of  cards plugged i n t o  f i l e s  with back-plane 
wir ing .  This arrangement i s  e spec ia l ly  use fu l  f o r  one-off manufacture. 
A survey of a v a r i e t y  of  such l i n e s  shows a card  cos t  o f  about fou r  t imes 
t h e  cos t  of t h e  i n t e g r a t e d  c i r c u i t s ,  f o r  a t o t a l  o f  about $5,000. Spec ia l  
card  design c o s t s  w i l l  amount t o  about $500. 
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The t o t a l  number of  cards  w i l l  run t o  perhaps 75, which w i l l  f i t  
i n t o  a 3C Type BL330 Cabinet and requi re  a power supply similar t o  t h e  
3C PB331, mourrted wi th in  t h e  cabinet .  
The Memory Cabinet i s  about 1 2  1/4"  x 5 1/8" x 8 1/2" and occupies  
one-half  o f  a r e l a y  rack space 5 1/8" high.  The Main C i r c u i t  Cabinet i s  
about 1 2  1/4" x 5 1/8'l x 17" and occupies a f u l l  r e l a y  rack space 5 1/8" 




















TOTALS : Logic Cards 
















Summary--Mediun-Sped Sequent ia l  Decoder 
MEMORY 
1 2.54 x 8 ,  1 us  Core Memory i n  3C BM335 Case; 
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n Force Block 0 0 0  0 0 0 0 0 
TOTALS 167 26 44 0 63 2 7 5 14  95 
Tota l  Chips: 448 
UNIT PRICE 2.50 2.90 3.20 3.65 2.30 3.6.5 8.40 3.90 3.45 3.50 
TOTAL PRICE 417.50 75.40 140.80 0 144.90 7.30 60.20 19.50 48.30 332.50 
Tota l  Chips: $1,246.40 
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The Ult imate  Speed Machine 
A speed ga in  of  about 3 o r  4 i s  ob ta inable  i n  t h e  d i g i t a l  p rocessor  
by use  of  ECL I c g i c  (RCA, Motorola, F a i r c h i l d ) ;  perhaps a l i t t l e  l e s s  by 
use o f  ex t ra -h igh  speed TTL (Texas Instruments ,  Sylvania  SUHL 11) .  The 
exac t  gain i n  speed becomes harder  t o  p r e d i c t  and dependent on t h e  physi-  
cal packaging. 
r i e s  of perhaps 650 nanosecond cycle  time (750 nanosecond READ-MODIFY- 
WRITE) and maintain t h e  speed advantage by t h e  use of  a block hot  memory. 
Unlike t h e  s e r i e s  ho t  memory described above, t h i s  would p u l l  out  s e v e r a l  
This high-speed log ic  may be  used with s tandard  core  memo- 
nodes'  worth of  d a t a  a t  a time. F o r  example, i t  might p r a c t i c a l l y  p u l l  
7 bauds o f  6 b i t s  i n t o  a hot scratchpad d iv ided  up 7 bauds wide each s i d e  
of t h e  cu r ren t  baud. The core  memory would thus  be organized with a 42  
b i t  word s t r u c t u r e .  
14 bmd reg ion  a t  high speed. 
The node c i r c u i t  could then  j i t t e r  about wi th in  t h e  
On reading one end, t h e  o the r  h a l f  would 
be dumped back i n t o  t h e  main memory, t h e  7-baud h a l f  r e t a ined  as back guard 
f o r  t h e  cu r ren t  node, and t h e  empty h a l f  f i l l e d  with t h e  next 7 bauds x 
6 b i t s  from main memory. The n e t  gain i n  speed from b u r s t s  of  7 baud 
searches  has not  y e t  been simulated but  should be apprec iab le .  
For high speeds,  one may well wish t o  a l t e r  t h e  na tu re  of t h e  main 
memory, as well as i t s  organiza t ion .  Consider t h e  Raytheon Biax memory 
which has Non-Destructive Read-Out a t  a 300 nsec cyc le  time. 
be used f o r  t h e  node speed access  which needs NDRO opera t ion  o r  must 
This  could 
s imula t e  it by r ewr i t i ng .  
mode r a t h e r  than  coincident  cu r ren t ;  t h i s  allows t h e  economic arrangement 
These memories are organized i n  l i n e a r  select  
i n t o  t h e  l a r g e  word s ize  with the  small number o f  words requi red  f o r  t h e  
block hot  memory scheme. 
even without block hot memory i n  an upgraded medium-speed decoder.  
A t  300 nsec node cyc le ,  it might prove worthwhile 
The 
p resen t  d i f f i c u l t y  with t h i s  memory i s  t h a t  t h e  write mechanism las t s  10 
microseconds. The w r i t e  mechanism would only be used by t h e  channel ra te  
c i r c u i t s ;  but  even f o r  t hese  a t  a one-megacycle channel ra te ,  we must be 
a b l e  t o  w r i t e  a 7 baud word (7  microseconds r e a l  time) i n  a very small 
f r a c t i o n  of 7 microseconds t o  allow i n t e r l a c i n g  with t h e  node speed ac-  
ces ses .  The w r i t e  speed r e s t r i c t i o n  i s  not  inherent  i n  t h e  memory but  
development would be needed t o  obta in  t h e  needed w r i t e  time o f  perhaps 
700 nsec.  
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Another f u t u r e  p o s s i b i l i t y  l i e s  i n  t h e  p l a t e d  wire memories o f  
Librascope - (General P rec i s ion ) .  These a r e  Non-Destructive Read-Out 
with 100 iisec cyc le ,  a r e  most n a t u r a l l y  organized i n  l i n e a r  s e l e c t  f o r  
l a r g e  words (although a t  t h i s  speed a block hot  memory i s  probably un- 
necessa ry ) ,  and can w r i t e  extremely f a s t .  In  add i t ion ,  t h e  planes can 
be woven i n t o  permanent read-only memories f o r  use as t h e  look-up t a b l e ,  
o r  may be most convenient ly  b u i l t  f o r  t h a t  s e r v i c e  as read-only,  e l e c t r i -  
c a l l y  a l t e r a b l e .  In  the  l a t t e r  form t h e  w r i t e  c i r c u i t s  a r e  commutated t o  
fol low,  f o r  example, a punched tape  input  t o  a l t e r  t h e  metr ic  t a b l e  t o  
s u i t  a l t e r e d  channel condi t ions .  The r e s t r i c t i o n  on t h e s e  memories i s  
t h a t  t h e  manufacturer o f f e r s  only the  memory p lanes .  
systems would have t o  be developed, a condi t ion  we decided was unsui ted  
t o  medium-speed decoders but  t o l e r a b l e  i n  t h e  u l t ima te  speed machine. 
In A d i t i n n  a l a r g e  se t -up  charge i s  made f o r  t h e  automatic loom i f  non- 
s tandard  p lanes  a r e  des i r ed .  
Complete memory 
The f i n a l  element examined was t h e  fas t  p a r i t y  genera tor .  Buffer ing 
t h e  p a r i t y  ga t e s  i n t o  a f l i p - f l o p  provided quick access  f o r  t h e  medium- 
speed decoder,  bu t  t h e  s ize  of the ga t e  s t r u c t u r e  would begin t o  r e s t r i c t  
t h e  clocking r a t e  i n  a high-speed machine. For t h i s  reason a genera tor  
was developed with only a s i n g l e  opera t ion  between clock pu l ses .  
The b a s i c  scheme i s  shown i n  Figure 5.00.  The genera tor  i s  a 14- 
s t a g e  s h i f t  r e g i s t e r ,  coupled through exc lus ive-or  c i r c u i t s .  On each 
s h i f t ,  another  of  t h e  15 terms of p a r i t y  i s  added i n .  
t i o n ,  t h e  terms range from I 
loca ted  i n  t h e  14th s t a g e  o f  t h e  I r e g i s t e r ,  it i s  impressed on t h e  A 
s t a g e  of t h e  genera tor .  
I r e g i s t e r ) .  
modulo-2 sum of  I 
next  clock pu l se .  
s t a g e  of t he  genera tor  while 125 s i t s  i n  t h e  l e f t  s t a g e  of  t h e  I r e g i s -  
t e r .  
i n i t i a l l y  and i n  f a c t  i s  not  ava i l ab le  f o r  t h a t  s e r v i c e .  
I f  P25 i s  i n  ques- 
When I1 is  t o  12,-, as seen i n  Figure 4.00. 1 
A t  t h e  clock it e n t e r s  A (and t h e  15th s t a g e  of  
12, t h e  next term, i s  now i n  t h e  14th s t a g e ,  s o  t h a t  t h e  
and I1 ( i n  A) i s  impressed on B ,  and en tered  on t h e  
F ina l ly ,  a l l  t he  terms but  125 a r e  present  i n  t h e  l e f t  
2 
125 i t se l f  i s  not  needed yet as a component o f  P25 as it i s  always 0 
This genera tor  i s  adequate f o r  forward-sh i f t ing  I r e g i s t e r s .  How- 
ever ,  t h e  I r e g i s t e r  may be c a l l e d  on t o  s h i f t  backward, and even t o  do 
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so a f t e r  a l l  t h e  terms f o r  P have vanished i n t o  t h e  main memory. To 
al low t h e  process  t o  work e i t h e r  way, more s t ages  are added i n  which 
f irst  t h e  " f ina l"  va lue  of  125 is added t:, P 
o t h e r  component i s  s t r i p p e d  out  as the p a r t i a l  P 
t o r .  This i s  shown i n  Figure 6.00.  On s h i f t i n g  t o  backward motion a t  
any t ime o f  t h i s  process ,  t h e  s t r ipped  Components a r e  r e i n s e r t e d  from 
t h e i r  new loca t ions ,  as shown i n  Figure 7 .00 .  This shows the  same s t ages  
as t h e  forward drawings, but  with a second set  o f  I r e g i s t e r  i n p u t s .  
backward t r a v e l  , 
a lgor i thm decides  whether t o  a l t e r  i t .  Hence, f o r  forward t r a v e l  we read 
and PZ5 a t  a and M y  but  f o r  backward t r a v e l  a t  b and N ,  t h e  l a t t e r  I25  
That i s ,  i t  conta ins  the  va lue  of I conta in ing  t h e  f u l l  va lue  of P 
a t  t h e  time i t  i s  read .  Af te r  passing backwards, t h e  components a r e  
s t r i p p e d  o f f  again i n  r eve r se  o r d e r  by double add i t ion  (A + A = 0 ) .  
25 
and then a t  each s t e p  an- 25 
passes  down t h e  genera- 25 
In  
must r e f l e c t  the a c t u a l  condi t ion  o f  I s i n c e  t h e  '25 25 
25 25 
The t a b l e  on t h e  next page shows a forward-backward-forward sequence 
with t h i s  s h i f t i n g  p ick-of f  p o i n t .  
of 125, c a l l e d  125-a, i s  caught on t h e  backward move and a l t e r e d  t o  I 
while  t h e  e f f e c t  of 125-a is removed from both P25 and P26 ( i n  which 125 
e n t e r s  as I does i n  P ) .  The a s t e r i s k  shows the  s t a g e  being used f o r  
read  o u t .  
I t  a l s o  shows how t h e  o r i g i n a l  value 
25-b 
24 25 
The complete schematic f o r  the genera tor  i s  shown i n  t h e  two shee t s  
of  Figure 3.00. The only p o i n t s  o f  design i n t e r e s t  here  are t h a t  t h e  I 
r e g i s t e r  i s  coupled by NOR c i r c u i t s  r a t h e r  than t h e  expected NANDs,  s o  
t h a t  Backward and Forward feeds t o  t h e  p a r i t y  r e g i s t e r  may be kept sepa- 
ra te .  
r e g i s t e r s  go f a l s e ;  t hus ,  a t  t h e  p a r i t y  s t ages  j o i n t  exc lus ive-or  i npu t ,  
t h e  forward s e c t i o n  o f  t h e  p a r i t y  coupling i s  simply out o f  a c t i o n .  Be- 
cause of  t h e  NOR a c t i o n  as an inver ted  NAND, t h e  func t ion  Backward i s  
suppl ied  t o  t h e  a c t u a l  forward coupling and v i c e  ve r sa .  
A more s u b t l e  po in t  can be followed on Figure 3.00 (and 7 . 0 0 ) .  
When t h e  Backward d r i v e  i s  i n  use ,  both F I  and FI d r i v e s  t o  t h e  
The 
Forward-a component appl ied  t o  p a r i t y  s t a g e  N i s  the  exc lus ive-or  ve r s ion  
s o  t h a t  t h e  f i n a l  value o f  I 
s t a g e  0 t o  e n t e r  i n t o  P 
p a r i t y  s t ages  N and M is  t h e  p l a i n  b ,  not  t h e  exc lus ive-or  ve r s ion ,  s i n c e  
can e n t e r  them i n t o  P26;  and i n t o  p a r i t y  25 
However, t h e  backward-b component appl ied  t o  25 ' 
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it i s  t h e  o l d  va lue  of 
back move. The arrows from s t ages  a and b i n  Figures  6.00 and 7.00 show 
t h i s  d i s t i n c t i o n .  
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